



e-ISSN: 2319-8753 | p-ISSN: 2347-6710

IJRSET

International Journal of Innovative Research in
SCIENCE | ENGINEERING | TECHNOLOGY

INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 11, Special Issue 1, April 2022

ISSN INTERNATIONAL
STANDARD
SERIAL
NUMBER
INDIA

Impact Factor: 8.118

 9940 572 462

 6381 907 438

 ijirset@gmail.com

 www.ijirset.com

International Journal of Innovative Research in Science, Engineering and Technology
An ISO 3297: 2007 Certified Organization *Volume 11, Special Issue 1, April 2022*
9th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '22)
28th -29th April 2022

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

Design and Analysis of Routing Algorithm of Wireless NoC Architecture

Dr.R. Poovendran¹, M. Janitha², K. Monica³, PR. Monisha⁴

Assistant Professor, Dept. of Electronic and Communication Engineering, Adhiyamaan College of Engineering
College, Hosur, Tamil Nādu, India¹

U. G Student, Dept. of Electronics and communication Engineering, Adhiyamaan College of Engineering
College, Hosur, Tamilnadu, India^{2,3,4}

ABSTRACT: NoC engineering was obliged by the significant distance of the multi-bounce network in NoC brought about high inactivity and energy dispersal. Remote organization on-chip (WiNoC) utilizes shorrange, radio-center interconnection with high-transfer speed, which decreases the multi-jump network issue insight in NoC. work researches the impact of directing calculation with a fixed subnet and virtual channel (VC) by changing the parcel infusion rate (PIR). In WiNoC interconnection, PIR and the directing calculations are two significant elements that can impact the proficiency of Wi NoC correspondences. the impacts of four directing calculations (XY, odd-even, west-first, and DyAD) utilizing 16x16 organization sizes of Wi NoC design. reenacted by utilizing Noxim, a SystemC-based cycle-precise test system, and the mimicked outcomes showed that a XY steering convention has a superior organization inertness and throughput productivity than others, while DyAD is better in remote use, yet every one of the calculations have a similar energy utilization at various immersion point.

KEYWORDS: Routing algorithm, WiNoC, Packet injectionrate, Subnet, Virtual channel

I. INTRODUCTION

In on-chip communication technology integrates a multi-core architecture that ranges from hundreds to thousands of computing processing cores on a single silicon chip integrated circuit (IC) to provide high flexibility and better performance .With every one of the benefits got from the regular local area on-chip (NoC)[1] a development withinside the wide assortment of NoC processor centers[2] prompted extra delay and power scattering withinside the gadget structure on account of significant distance in several jumps discussion. It uncovers over the top transmission capacity, power effectiveness, and infrequent idleness because of the reality it might communicate data to long-assortment distance centers chip the utilization of an unmarried-jump with least power utilization .[3]Different elements, including the decision of geography and directing arrangement of rules, affect the lengths of the associations among supply and place to get-away of an IP center.

WiNoC discussion foundation incorporates a wi-fi spine situated at the conventional NoC designs Remote essentially based absolutely interconnections had been proposed in informative and undertaking as a green and versatile WiNoC structure as a suitable decision for worried basically based absolutely discussion. There are special WiNoC's construction proposed withinside the writing.Network-principally based absolutely Processor Array (NePA) became proposed with the guide of utilizing Wang et al[4].[5]as a half breed WiNoC, which delayed the 2D NoC network with an unmarried bidirectional-fundamentally based absolutely association with 2 abutting hubs. a construction called W Cube became it can easily adapt to the scaling furthest reaches of the requested wide assortment of on-chip centers needed for the plan.

The WiNoC framework's design is sub-isolated into various more modest groups of adjoining centers, and those minor associations are known as the subnets The centers had been connected through direct hyperlinks to a

concentrated set radio center and hyperlink remotely with every one of the subnets' radio center points withinside the organization. On the contrary hand, advanced channel coast control (VCFC) gives a chance hyperlink for supporting the organization's effectiveness.[6] VCFC abstains from closing off with the guide of utilizing the utilization of more than one advanced channels (VC) for a substantial channel. The VC thought changed into added for the introduction of the halt loosened availability in wormhole exchanging networks. These techniques can separate one real channel into numerous VCs, as greatest chips utilize significantly less buffering potential and espresso idleness necessities. [7]. In this review, wi-fi switch (4x4) have been consistently set up on WiNoC to survey the normal worldwide inertness, throughput, strength utilization, and notwithstanding wi-fi usage. Utilizing the cycle-right Noxim test system, 3 kinds of NoC and WiNoC structures have been mimicked through various site guests' responsibility appropriations, with 3 kinds of local area sizes (8x8, 16x16 and 32x32)[8]. The reenactment results of this investigations affirmed that the sixteenxsixteen local area length of the WiNoC structure has a higher normal accelerate with further developed local area throughput; notwithstanding, the creators did now don't really review the impact of different VCs and subnets[9].

This current paper's principle center is to concentrate on four steering calculations' impact through recreations with a fixed subnet, virtual channels (VC), and traffic designs by shifting bundle infusion rate (PIR). The excess segment of this work is organized as follows is on the connected works, on the WiNoC structures. We concentrate on the steering calculations utilized in this paper. The trial arrangement ,is on outcomes and conversation on reproduction test[10].

II. RELATED WORK

1.Effect of Routing Algorithm on Wireless Network-on-Chip

The network-on-chip (NoC) architectures as the number of on-chip components increases, several novel interconnect infrastructures have been recently proposed to replace the traditional on-chip interconnection systems that are reaching their limits in terms of performance, power and area constraints[11]. Wireless NoC (WiNoC) is among the most promising scalable interconnection architectures for future generation NoCs. In this study, the authors first provide a general description of the WiNoC architecture.

2.Virtual channel router architecture for network on chip with adaptive inter-port buffers

A physical WH channel may support several virtual channels multiplexed across the physical channel. Each unidirectional virtual channel is realized by an independently managed pair of (flit) buffers[12]. Packets can share the physical channel on a flit-by-flit basis. The physical channel protocol must be able to distinguish between the virtual channels.

3.A-winoc: Adaptive wireless network-on-chip architecture for chip multiprocessors

A-WiNoC, a scalable, adaptable wireless Network-on-Chip architecture that uses energy efficient wireless transceivers and improves network throughput by dynamically re-assigning channels in response to bandwidth demands from different cores[13]. To implement such adaptability in our network at run-time, we propose an adaptable algorithm that works in the background along with a token sharing scheme to fully utilize the wireless bandwidth efficiently.

III. METHODOLOGY

The chart is a two-layer arranged design; the customary NoC geography worried principally based absolutely eightxeight lattice is the reduction layer.[14] The top layer is the wi-fi-principally based absolutely 4x4 switch local areathe radio-centre point has a four-tile association and is shared through a four-switches of the essential level's worried basically based absolutely NoC people group in the given fig 1 below




Fig 1. Block diagram of WiNoC working view of tile Architecture




Fig 2. WiNoC Transceiver




Fig 3. Inside

IV. EXPERIMENTAL RESULTS

This section described the experimental setup used to evaluate the four routing algorithms' performance effect in relation to fixed subnets and VC with varying PIR. In fig 2, this experiment was simulated using Noxim, a systemC-based cycle-accurate simulator. Mesh-based topology was chosen for this paper, using a simple routing algorithm with a scalable and adaptable network [15]. The evaluations were carried out based on 16x16 network sizes with a fixed subnet and virtual channel for the four routing algorithms. In fig 3 above we investigate the effect of routing algorithms in WiNoC architecture on handling large and small networks with respect to the subnets, virtual channel, and varying PIR. Table 1 shows the simulation setup and random traffic distribution pattern used in this research. It randomly distributed packets from a source to a destination where each node communicates effectively [16], with the same probability, by sending packets to each other. In this research, the routing algorithm's performance effect in WiNoC architectures was evaluated in terms of average network latency, network throughput, energy consumption, and the average wireless utilization [17].

PARAMETER	DESCRIPTION
Network Sizes	16x16
Radio Hub	4x2
Channels	2
Simulation Time	100000
Technology	65nm
Clock Frequency	1 Ghz
Switch Mechanism	Wormhole
Radio Access Control	Token Packet
Selection Strategies	Random
Flits Size	32 bits
Routing Algorithm	XY, West-First, Odd-Even, and DyAD
Traffic Patters	Random
Wireless Data Rate	16 Gbps
Wireless Communication	Millimetre-wave

Table 1. Stimulation setup

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India




Fig. 4 Comparison of average latency in baseline NoC Fig 5. Energy Consumption & saturation point and WNoC networks

Network throughput is the most significant metric that measures the performance efficiency and consistency of network connections[18]. In fig 4 it is defined as the processing requesting packet injection rate (PIR) in flits/cycle. When there are many unsuccessful packet deliveries, the system experiences lower throughput, but the network design is highly effective when the throughput is high. However, many factors are responsible for it, such as congestion and packet losses in a network. Fig. 3 shows the network throughput comparison of the four routing algorithms under different PIR[19]. In fig 5 the XY routing algorithm has a higher throughput than the other three routing algorithms used in this research. However, odd-even and west-first have very close and similar network throughput while DyAD has the least[20].

V. CONCLUSION

This exploration examines the impact of four steering calculations with fixed subnets, virtual channels, and changing PIR utilizing 16x16 WiNoC network size. From the test results, the XY steering calculations has the best organization idleness and throughput limit. As already in existence 8x8 has proved that XY routing has better performance so implementing XY routing in 16x16 WiNoC architecture. Conversely, DyAD has the best remote usage, yet the four steering calculations utilized a similar energy utilization even at various immersion focuses. Subsequently, it very well may be presumed that the XY directing calculation has the best exhibition out of the four steering calculations utilized. At last, other WiNoC designs utilized in the writing, like iWise, WCube, and WiNoC, might be considered just as increment the organization sizes and with more traffic appropriations later on work. As 16x16 have huge network which increases the traffic for transferring the packet also the challenges we face in 16x16 is high power consumption due to high traffic, improves in latency.

REFERENCES

- [1] A. B. Achballah, S. B. Othman, and S. B. Saoud, "Problems and challenges of emerging technology networks- on-chip: A review," *Microprocessors and Microsystems*, vol. 53, pp. 1–20, 2017.
- [2] A. Lit, M. Rusli, and M. Marsono, "Comparative performance evaluation of routing algorithm and topology size for wireless network on-chip," *Bulletin of Electrical Engineering and Informatics*, vol. 8, no. 4, pp. 1239–1250, 2019.
- [3] Poovendran R, Sumathi S (2019) An area-efficient low-power SCM topology for high performance network-on-chip (NoC) architecture using an optimized routing design. *Concurrency Comput Pract Experience* 31(14)
- [4] Poovendran R, Sumathi S. An area-efficient FPGA implementation of network-on-chip (NoC) router architecture for optimized multicore-SoC communication [J] . *Sensor Lett*, 2018, 16(7): 552-560
- [5] Ayodeji Irete Fasiku. Effect of Routing Algorithm on Wireless Network-on-Chip Performance 2020

- [6] K. Chang, S. Deb, A. Ganguly, X. Yu, S. P. Sah, P. P. Pande, B. Belzer, and D. Heo, "Performance evaluation and design trade-offs for wireless network-on-chip architectures," *ACM Journal on Emerging Technologies in Computing Systems (JETC)*, vol. 8, no. 3, pp. 1–25, 2012.
- [7] D. Bao, X. Li, Y. Xin, J. Yang, X. Ren, F. Fu, and C. Liu, "A virtual channel allocation algorithm for noc," in *International Conference on Machine Learning and Intelligent Communications*. Springer, 2017, pp. 333–342.
- S. Deb, K. Chang, A. Ganguly, X. Yu, C. Teuscher, P. Pande, D. Heo, and B. Belzer, "Design of an efficient noc architecture using millimeterwave wireless links," in *Thirteenth International Symposium on Quality Electronic Design (ISQED)*. IEEE, 2012, pp. 165–172.
- [8] D. DiTomaso, A. Kodi, D. Matolak, S. Kaya, S. Laha, and W. Rayess, "A-winoc: Adaptive wireless network-on-chip architecture for chip multiprocessors," *IEEE Transactions on Parallel and Distributed Systems*, vol. 26, no. 12, pp. 3289–3302, 2014.
- [9] M. S. Shamim, "Overcoming the challenges for multichip integration: A wireless interconnect approach," 2017.
- [10] D. W. Matolak, A. Kodi, S. Kaya, D. DiTomaso, S. Laha, and W. Rayess, "Wireless networks-on-chips: architecture, wireless channel, and devices," *IEEE Wireless Communications*, vol. 19, no. 5, pp. 58–65, 2012.
- [11] S. Deb and H. K. Mondal, "Wireless network-on-chip: a new era in multi-core chip design," in *2014 25th IEEE International Symposium on Rapid System Prototyping*. IEEE, 2014, pp. 59–64.
- [12] M. Rusli, A.-H. Ab Rahman, U. Sheikh, N. Shaikh-Husin, M. L. Tan, T. Andromeda, and M. Marsono, "Performance evaluation of centralized reconfigurable transmitting power scheme in wireless network-on-chip." *Telkomnika*, vol. 16, no. 6, 2018.
- [13] A. Karkar, T. Mak, K.-F. Tong, and A. Yakovlev, "A survey of emerging interconnects for on-chip efficient multicast and broadcast in many cores," *IEEE Circuits and Systems Magazine*, vol. 16, no. 1, pp. 58–72, 2016.
- [14] D. Zhao, Y. Wang, J. Li, and T. Kikkawa, "Design of multi-channel wireless noc to improve on-chip communication capacity!" in *Proceedings of the Fifth ACM/IEEE International Symposium*. IEEE, 2011, pp. 177–184.
- [15] C. Wang, W.-H. Hu, and N. Bagherzadeh, "A wireless network-on-chip design for multi-core platforms," in *2011 19th international euromicro conference on parallel, distributed and network-based processing*. IEEE, 2011, pp. 409–416.
- [16] S.-B. Lee, S.-W. Tam, I. Pefkianakis, S. Lu, M. F. Chang, C. Guo, G. Reinman, C. Peng, M. Naik, L. Zhang et al., "A scalable micro wireless interconnect structure for cmcs," in *Proceedings of the 15th annual international conference on Mobile computing and networking*, 2009, pp. 217–228.
- [17] K. Kim, B. Floyd, J. Mehta, H. Yoon, C.-M. Hung, D. Bravo, T. Dickson, X. Guo, R. Li, N. Trichy et al., "The feasibility of on-chip interconnection using antennas," in *Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design*. IEEE Computer Society, 2005, pp. 979–984.
- [18] A. Rezaei, M. Daneshmand, F. Safaei, and D. Zhao, "Hierarchical approach for hybrid wireless network-on-chip in many-core era," *Computers & Electrical Engineering*, vol. 51, pp. 225–234, 2016.
- [19] M. Haghi, K. Thurow, N. Stoll, and S. Moradi, "A new methodology in study of effective parameters in network-on-chip interconnections (wire/wireless) performance," *INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS*, vol. 7, no. 10, pp. 75–85, 2016.
- [20] A. V. Bhaskar and T. G. Venkatesh, "A study of the effect of virtual channels on the performance of network-on-chip," in *2015 IEEE Student Conference on Research and Development (SCORED)*. IEEE, 2015, pp. 255–260.

BIOGRAPHY



Dr. R. Poovendran,
Associate Professor,
Electronics and Communication Engineering Department,
Adhiyamaan college of Engineering,
Anna University.



Janitha.M,
Electronics and Communication Engineering Department,
Adhiyamaan college of Engineering,
Anna university.

International Journal of Innovative Research in Science, Engineering and Technology
An ISO 3297: 2007 Certified Organization *Volume 11, Special Issue 1, April 2022*
9th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '22)
28th -29th April 2022

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India



Monica K,
Electronics and Communication Engineering Department,
Adhiyamaan college of Engineering,
Anna university.



Monisha.P R
Electronics and Communication Engineering Department,
Adhiyamaan college of Engineering,
Anna university.



INNO SPACE
SJIF Scientific Journal Impact Factor
Impact Factor: 8.118



ISSN INTERNATIONAL
STANDARD
SERIAL
NUMBER
INDIA



INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

 **9940 572 462**  **6381 907 438**  **ijirset@gmail.com**



www.ijirset.com

Scan to save the contact details