Design High Performance IC With HV Multiplexer and HV Transceiver Without Isolator for Battery Management System

S.Gayathri ¹, M.SivaKumar², S.Johnson ³
PG Scholar, Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India¹
Asst. Professor, Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India²
Lecturer, Department of ECE, Government Polytechnic College, jolarpettai, Vellore, India³

ABSTRACT: This paper presents a voltage monitoring IC using sigma delta based high voltage multiplexer and HV transceiver for battery management systems (BMSs). In our previous technology the voltage monitoring IC unable to accommodate input volts even with output volts. To recognize a solution on silicon, the voltage monitoring IC constructed by advanced HV semiconductor process, which is controlled by the voltage drop limitation among gate and source of HV devices. To conquer the limitation, HV switch is proposed in this paper. Furthermore HV gate voltage driver driving the HV MOS. In addition Delta sigma modulator is proposed using the 13 parallel decimators for the 13 ADCs, which is measuring individual cell voltages, cell temperature and battery current.

KEYWORDS: Battery Management System; Sigma Delta ADC; High Voltage Multiplexer; High Voltage (HV)

I. INTRODUCTION

Generally the functions of a BMS include battery, power and energy management. Here Battery management Refers all functions that are required to ensure proper battery operation and Power management includes functions that reduce power consumption by the system parts with respect to active hardware and software design changes e.g. lowering or powering components and signals down when not in use. As well as Energy management includes functions that ensure energy conversions in the system are at its lowest levels e.g. zero-voltage and zero-current switching in the battery charger. Problems with current commercial BMS is Size and complexity do not allow them to be installed in a small space.

The Battery management system operate with five blocks. There are battery Interconnect Modules (BIM) , main Controller, Analysis, logging and telemetry and Communication. Here the BIM used to detecting the battery status by HV multiplexer (HVMUX).

Here the HVMUX is composed of five blocks. There are HV switches, HV subtractors, LV multiplexer and LV multiplier. several HV switches have been reported [1]-[2]. A 2 × VDD switch was designed using 0.18 μm CMOS process. It reports 7-V tolerance so it is not possible to be used in a large scale HV BMS. Several integrated HVMUX have been reported [3] this integrated HVMUX fabricated with a 0.35 μm 50-V CMOS process it gives large voltage distortion in the output. A 16:1 analog MUX is drive with 15V HV analog switches [4] used SOI technology here the SOI technology is not suitable for power device.
In this paper HVMUX are composed with 13 bit parallel sigma delta ADC to resolve the power consumption problem. In section II we explain about HVMUX. In section III the HVMUX is disclosed including sigma delta ADC. In section IV describes the schematic of HVMUX with ADC. In section V we demonstrate the power measurement of proposed HVMUX.

II. HIGH VOLTAGE MULTIPLEXER

A multiplexer can use addressing bits to select one of several input bits to be the output. A selector chooses a single data input and passes it to the MUX output. It has one output selected at a time. The early CMOS switches and multiplexers were typically designed to handle signal levels up to ±10 V while operating on ±15-V supplies. Today, analog switches and multiplexers are available in a wide variety of configurations, options, etc., to suit nearly all applications. On-resistances less than 0.5 Ω, pico ampere leakage currents, signal bandwidths greater than 1 GHz, and single 1.8-V supply operation are now possible with modern CMOS technology. In BMS HVMUX including HV switches and HV subtractor and divider, combination of eight switch cell connected together to form HV switches.

Fig.2 Describes when Vx is equal to VGate, the HV Transistor is turned off. By contrast when Vx is equal to Vx-5v, The hv Transistor is turned on.

Fig.3 shows block of HV subtractors and divider composed of operational transconductance amplifiers (OTA). Here the input of HV subtractors and divider taken from output of HV switch cell. The R701
and R702 are used to produce lower voltage to LV multiplexer. Here LV MUX composed of 8 transmission gates and selects anyone of inputs to the output.

![Schematic of LV multiplier.](image)

**Fig. 4. Schematic of LV multiplier.**

Fig. 4 shows schematic of LV multiplier. The final stage of HVMUX is LV multiplier. It multiplies to Voltage of LVMUX passes to sigma delta ADC

### III. SIGMA DELTA ADC

The low power Delta Sigma modulator is important to understand not only the structure and function of the device. Delta Sigma is an architecture for digital systems where, high precision analog circuitry is technologically challenging. The main advantages of sigma delta modulators are increase the functionality of BMS and reduce the BMS cost. Whether the limitations are due to the available technology or the cost, significant limits must be assumed in a practical design.

![Schematic of sigma delta ADC](image)

**Fig. 5. Schematic of sigma delta ADC**

Fig 5 shown a Delta Sigma modulator can be broken down into five functional blocks there are Subtract, Integrator, Comparator, A/D converter, feedback D/A converter, and the output register. Here the final ADC resolution determined by comparator and subtractor. The comparator is the most critical part of sigma delta ADC. Here the comparator performance related to size and structure. The integrator is the most resource hungry component, because it requires large passive components for noise attenuation. Since area is the most limiting factor, the integrator design must be considered first. The feedback D/A converter are used to reconstruct the analog signal. In one bit DAC linearity is determined by the accuracy of switching between the reference signal, for high switching accuracy the system will be very linear.
The Op-Amp Integrator is an operational amplifier circuit which performs the mathematical operation of integration. It acts like a storage element which produces an output voltage proportional to the integral of its input voltage with respect to time.

Fig. 6 shows When a voltage VIN is applied to the circuit the capacitor is little resistance and act like a short circuit giving voltage gain of less than one. No current flows in to the amplifier, as the feedback capacitor begin to charge up, its resistance decreases this result in producing an output voltage that continues to increase until the capacitor is fully charged. At this time the capacitor acts like an open circuit, which blocks the further flow of Dc current. The ratio of feedback capacitor to input capacitor now results in to infinity gain. The rate at which the output voltage changes or increases is determined by the value of resistor and capacitor, by changing this RC time constant value either by changing value of “C” or by changing value of “R”. The time by which it takes to reach the saturation can be changed.

Fig. 7. Comparator of sigma delta modulator

In fig 7 shows the comparator senses the charge imbalance produced at the preamplifier in the input and reacts to the imbalance so as to create desired digital output. It can also be called as current comparator. The total operation of the comparator is divided into two phase. When the clock is high, the transistor acting as switch closes and short circuits the outputs and set them to a certain DC level around Vcc.

Fig. 8. Structure of dynamic latch

In Fig. 8 dynamic latch is driven with a clock signal. During the active phase of the clock (clk=1), the transmission gate is closed and the latch acts transparent where as the inverter is directly connected to the input.
During the other phase (clk=0), the transmission gate is open and the output of inverter is determined by the node. Finally the D-Latch output given to the DAC to convert digital to analog process.

IV. SCHEMATIC OF HV MUX WITH ADC

Fig.9. Overview of HV MUX with sigma delta ADC

Fig.9 shows overview of proposed HV MUX with sigma delta ADC. Here the HV MUX are simultaneously connected with sigma delta modulator. In previous technology the OTA techniques are used in this paper the OP-AMP techniques are used due to reduce the power consumption.

Fig.10. Schematic diagram of one cell high voltage multiplexer

The above simulation shows the output of hv multiplexer upto hv switches and hv subtractor with lv multiplexer. Here the hv switches composed with the help of HVGVD and the level shifter. Here the 2 transistor used to produced the over voltages with the help of parasitic diodes. Here the hv gate voltage driver used to prevent the over voltage damage and the level shift circuit used to limit the power dissipation in the
battery management systems. The HV subtractor and divider is composed with the help of OTA technique. This OTA are used to enlarge output voltage range. In this OTA the enable pin is the power gating signal to activate the entire OTA for the sake of power saving.

V. CONCLUSION

The design of HV multiplexer propose a total HV solution on silicon for BIMs. This design is implemented using a typical 0.25 μm CMOS process such that it can be easily integrated in a possible SoC solution for BMS. The measurement results justify a high performance analog HV multiplexer (HVMUX) with HV transceiver. Additionally the HV multiplexer are composed with parallel switched capacitor first order sigma delta modulator ADC. This new high voltage multiplexer gives the following features are High ADC accuracy and Reduced power consumption.

VI. FUTURE ENHANCEMENTS

In the BMS the HV MUX used to enable simultaneous measurement of each of cell voltages and the individual cell temperatures in future additionally 13 parallel ADCs are provided per IC. These measure information will be give low power consumption in the battery management system.

REFERENCES