

e-ISSN: 2319-8753 | p-ISSN: 2347-6710

EDIA

International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 10, Issue 12, December 2021

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

Impact Factor: 7.569

9940 572 462

6381 907 438

 \bigcirc



L D A

| e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

|| Volume 10, Issue 12, December 2021 ||

| DOI:10.15680/IJIRSET.2021.1012160 |

A 22nm and 16nm CMOS Implementation of Low Power and High-Speed Hybrid Logic Full Adder using High Performance 10-T XOR-XNOR Cell along with Design of 4-bit Binary Multiplier

Naga Sai Prakash Edapalapati

P.G. Student, Department of Electronics and Communication Engineering, University College of Engineering

(Autonomous) Kakinada, Andhra Pradesh, India

ABSTRACT: In the present arithmetic technology, the approach that is widely used in completing one full adder circuit is the hybrid logic. The efficiency of this hybrid logic in designing the full adder is obtained by using XOR-XNOR circuit. In this paper, a 4-bit binary multiplier is designed with the help of four different full adder designs. The proposed method was simulated in Tanner tool using 22nm and 16nm CMOS technology. The proposed multiplier circuit has a reduction in the terms of power for 12.91% and up to 68.99% and also in terms of area was 47.36% and up to 73.92% under 16nm and 22nm CMOS process technology. In the applicational view, the proposed multipliers are used for fast computational calculations and also digital signal processing applications to perform the various algorithms.

KEYWORDS: Hybrid logic, CMOS Technology, Digital Signal Processing Applications.

I. INTRODUCTION

NOWADAYS, portable electronic gadgets, such as cellular phones, personal digital assistants (PDAs), and notebook, form the integral part of life. For harnessing best out of these electronic systems, designers strive for small size, high speed, and energy-efficient circuits. These electronic systems mostly comprise arithmetic circuits. An adder is a fundamental component of most of the arithmetic circuits such as multipliers. These arithmetic circuits are extensively used in the data paths consuming almost one-third of power in the high-performance microprocessors. Therefore, enhancing the performance of the adders improves the performance of the whole system significantly[1]-[4]. To realize a full adder (FA) circuit, several static CMOS logic styles have been presented[3]-[5]. These logic styles can be broadly classified into two categories: classical design style and hybrid design style [8]. In classical design style, the FA is designed in a single module using MOS transistors. The complementary CMOS (C-CMOS) FA is an example of this approach. This design uses 28-transistors to realize pull-up and pull-down networks of a FA. It provides full swing outputs and robustness against voltage scaling and transistor sizing. The main drawback of this circuit is high input capacitance as each of the input is connected to the gates having at least a pMOS and an nMOS transistor which degrades the speed of the adder. Another example of the classical approach is complementary pass-transistor logic (CPL) FA. This structure provides high speed, full swing output, and good driving capability because of the high-speed differential stage, cross-coupled pMOS structure, and static inverter at the output. However, the power dissipation of this circuit is high due to a large number of internal nodes in the circuit. Also, the layout of this circuit is not symmetrical because of irregular transistor.



Figure 1 : Block Diagram of Hybrid logic FA Circuit

よう 総 IJIRSET | e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

|| Volume 10, Issue 12, December 2021 ||

| DOI:10.15680/IJIRSET.2021.1012160 |

In the classical approach, FA can also be designed using pass transistors [6]. However, the pass transistors have an inherent threshold voltage drop problem. When logic "1" and logic "0" are passed through nMOS and pMOS, respectively, full swing logic "1" and logic "0" are not obtained at the output. To resolve this issue, a transmission gate (TG)-based approach has been developed. In this style, an nMOS transistor and a pMOS transistor are connected in parallel and controlled by complementary control signals. These pMOS and nMOS are turned on simultaneously and provide paths to both the logic (logic "1" and logic "0") to provide full swing outputs. TG-based adder consumes low power; however, it has weak driving capability. Performance of this circuit can be enhanced by using the buffer at the output.

In this design, two complementary feedback transistors are used to restore the weak logic in complementary output nodes (XOR and XNOR) when both the inputs have same values (either "00" or "11"). This circuit suffers from the high worst case delay for the inputs "11" or "00" as in these cases; outputs reach their final voltage levels in two steps. This issue of slow response is resolved by Chang et al. who used two additional nMOS and pMOS transistors at the XOR and XNOR output nodes, respectively. This circuit provides good driving capability and full output swing. However, the cross-coupled structure adds an extra parasitic capacitance to the XOR–XNOR output nodes.

II. EXISTING METHOD

In a recent arithmetic technology, a hybrid logic style is commonly used to introduce complete full adder circuits. The efficiency of the XOR-XNOR circuit determines the performance of the hybrid full adder [11] in terms of delay, power and driving capability. In this paper presents a high speed low power 10-T XOR-XNOR circuit with full swing outputs and enhanced delay efficiency. The proposed method was simulated in Tanner tool using 22nm and 16nm CMOS technology. This proposed method also designed four different full adder design that makes use of the proposed XOR-XNOR circuit and usable sum and carry modules. In the terms of power delay product. The proposed full adder was embedded in 8-Bit cascaded full adder architecture to test their driving capabilities.

In recent years, various approaches to design XOR–XNOR circuit are presented which are discussed in Section 1. An XOR–XNOR circuit which provides full swing outputs using only six transistors is shown in Fig. 2(a). This configuration is realized using the CPL logic and feedback restorer transistors. It provides good delay performance for the inputs AB: "01" and "10." However, a switching delay arises at the output for the inputs AB: "11" and "00." The issue of higher delay for these inputs is resolved by the method used by Naseri and Timarchi [15] by adding 2 nMOS and 2 pMOS transistors in the circuit as shown in Fig. 2(b). The latter design not only resolves the problem of slow response but also reduces the power consumption of the circuit. However, it uses A as an input which needs an extra inverter. A new XOR–XNOR circuit is proposed in this section, which generates the inverted input internally without using any external inverter. This arrangement not only reduces the number of transistors in the circuit.



Figure 2 : XOR-XNOR circuits

The proposed XOR–XNOR circuit using ten transistors (10-T) is shown in Fig. 3. The proposed XOR–XNOR circuit is based on CPL and cross-coupled structure. It uses two pMOS (P1 and P2) and three nMOS (N3, N4, and N5) transistors at the XOR output side and two nMOS (N1 and N2) and three pMOS (P3, P4, and P5) at the XNOR output side. At the XOR side, P1 and P2 are connected in parallel as PTL [10], N4, and N5 as a restorer to provide a full swing output and N3 as feedback transistor. Similarly, at the XNOR output side N1 and N2 transistors are connected in parallel as PTL, P4, and P5 as a restorer to provide a full swing output and the P3 as a feedback transistor. This circuit provides full swing XOR–XNOR outputs simultaneously.

| e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

|| Volume 10, Issue 12, December 2021 ||

| DOI:10.15680/IJIRSET.2021.1012160 |

For understanding the operation of the proposed design, charging and discharging paths for XOR and XNOR outputs are shown in Table I. It includes all the paths which provide partial swing and full swing at the output nodes. For the input AB: "01," the transistors P2, N1, and P4 turn on. Transistors P2 and N1 pass logic "1" and logic "0" at XOR and XNOR outputs, respectively, while transistor P4 turns on the transistor P3 to pass the weak logic "0" (-Vthp) at the XNOR output. Similarly, for the input AB: "10," transistors P1, N2, and N4 turn on. Transistors P1 and N2 pass logic "1" and logic "0" at XOR and XNOR outputs, respectively, and transistor N4 turns on the transistor N3 which passes the weak logic "1" (VDD–Vthn) at the XOR output. For these inputs (AB: "01" and "10"), the weak logic outputs will not affect the output swing as paths are available for full swing outputs.

For the input AB: "00," the transistors P1, P2, P4, and P5 turn on. P1 and P2 pass weak logic "0" (-Vthp) at the XOR output, while P5 and P4 pass full logic "1" at XNOR output and the internal node X. Logic "1" at node X turns on the transistor N3 and a strong logic "0" is passed at the XOR output to make it full swing. Similarly, for input AB: "11," transistors N1, N2, N4, and N5 turn on. The transistors N1 and N2 pass weak logic "1" (VDD-Vthn) for the XNOR output, while the XOR node discharges completely through N4 and N5 [13]. Logic "0" also passes to the internal node X, which causes transistor P3 to be turned on and passes the full logic "1" at the XNOR output.

2.1 Proposed Multiplier Design:

In this proposed method, mainly the four full adder design which was present on the existing design were remodified. Those re-modified circuits were done under 22nm and 16nm CMOS Process Technology. With the advancement of the designs, we can drastically reduce the power and delay and also mainly the performance of the circuits.

To understand in a brief, let us take one circuit for explanation:

	· [
	· <u>· · · · ·</u>	
	₿ 4 ₽	
+		

Figure 5. Full Adder design-2 8-bit in size under 22nm CMOS process technology

The above circuit is Full Adder design-2 8-bit in size under 22nm CMOS process Technology which is consider as our example for explanation. Here, the 1-bit full adder design [13] was converted into test bench circuit and these designs are used for 8-bit full adder designs.

So, here in the above circuit, there are 8 1-bit full adder circuits that are to be cascaded one by one. Here the input of first one-bit full adder was given as A1,B1. With this the operation was done and Sum and carry are obtained as outputs. So, the carry is propagated to second 1-bit full adder circuit as input and the same thing can be done to complete 8 1-bit full adder circuits [14]. With the help of propagation, the circuit becomes stabilized to store many inputs and performance increases.

| e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 7.569|



|| Volume 10, Issue 12, December 2021 ||

| DOI:10.15680/IJIRSET.2021.1012160 |

	Olligenting Ang Detail and Tanga TD, EA, Design 0, 00th an	44.00.00 44/00/
		11:20:06 11/06/
Om Cout V		
so.v		,
0m-E		···
0m = s2:V	C 8 N 1 1 1	
s3:V		·
om 54.V		· · · · · · · · · · · · · · · · · · ·
m ⊑		·
)m ⊑s7:V		
0m	200n 300n 400n 500n 600n 700n 80	00n 900n 10

Figure6. test bench wave form for the circuit of 8-bit full adder deisgn-2.

To understand this consider A,B as input and the outputs obtained when we applied A and B to the circuit are Cout and s0. The operation was quite simple which means when A=0, B=0 then the outputs was s0=0 and Cout=0; for the same circuit when we applied different inputs such as

A=0,B=1 then outputs are s0=1 and Cout=0;

A=1,B=0 then outputs are s0=1 and Cout=0;

A=1,B=1 then outputs are s0=1 and Cout=1;

This process continues till it execute the last 1-bit full Adder test bench circuit and obtains the output as s7 and c7. But in this we are just showing only sum outputs. Likewise, the same happens for remaining three designs like Full Adder design-1,3 and 4 under 22nm and 16nm CMOS Process Technology.



Figure 7AMULTIPLIERcircuitforFullAdderdesign-1under16nmCMOSTechnology.

Explanation of the above 4-bit MULTIPLIER circuit using Full Adder design-1:

Here, the above MULTIPLIER circuit needs 1 8-bit Full Adder Test Bench design and 8 1-bit Full Adder Test Bench designs. From the above circuit it was observed that, by the name 8-bit Multiplier circuit, we need 8 inputs such as A0, A1, A2, A3 and B0, B1, B2, B3.

With the inputs, the output s0 is obtained using 1-bit Full Adder test bench design. Here, the c0(carry element) was propagated to 2^{nd} 1-bit Test bench design and the output is processed as s1 and c1. The same scenario, that c1 is propagated to 3^{rd} 1-bit test bench design and processes the circuit and obtained the output as s2 and c2. This process continues until it covers all the eight 1-bit test bench designs which uses a common 8-bit Full adder test bench design circuit, which is like same as the designing of 8-bit full adder circuit using 1-bit Full adder design.

International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET)

| e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 7.569|



Balling to

|| Volume 10, Issue 12, December 2021 ||

| DOI:10.15680/IJIRSET.2021.1012160 |

Charter (Ira	ansienty										
Tanner	T-Spice	16.01	C:\U	sers\pc\Appl	Data\Loca	I\Temp\TB_	MULT_FA_C	esign1.sp		13:55:07 1	1/06/21
s00.0m ≥ 250.0m > 0.0m											
500.0-	B0:V										
500.0m- 5250.0m- 0.0m-											
	S0:V										
500.0m- 500.0m- 250.0m- 0.0m-											
	\$1:V										
s00.0m- to 250.0m- > 0.0m-											
0.011	\$3:V										
sto 250.0m- ≥ 250.0m- > 0.0m-			\square	$ \longrightarrow $	$\sim\sim$		\sim		$\sim $		
0.0111	S4:V										
ہے 500.0m 10 250.0m 0.0m											
0	'n	100n	200n	300n	400n	500n	600n	700n	800n	900n	1000r

Figure 8 Test bench wave form for the 4-bit MULTIPLIER design

The same designs are projected and executed under 16nm CMOS Process Technology but here the difference between them was the process parameters and their predefined values. Here the comparison table for the single bit Full adder design as shown below:

The same designs are projected and executed under 16nm CMOS Process Technology but here the difference between them was the process parameters and their predefined values. Here the comparison table for the single bit Full adder design as shown below:

COMPARISON TABLES:

	Comparisons of High Speed Hybrid Logic Full Adder Using High Performance 10T XOR XNOR Cell									
	Full Design 1	Adder	Full Design	Adder 2	Full Design 3	Adder	Full Adder Design 4			
Technology	16 nm	22 nm	16 nm	22 nm	16 nm	22 nm	16 nm	22 nm		
MOSFETs	20	20	24	24	20	20	22	22		
Area (nm)	320	440	384	528	320	440	352	484		
Input Voltage (V)	0.5	0.9	0.9	0.9	0.5	0.9	0.9	0.9		
Power (uW)	0.0457	0.269	0.206	0.423	0.0452	0.273	0.111	0.317		

	Comp	Comparisons of High Speed Hybrid Logic 8-Bit Full Adder Using High Performance 10T XOR XNOR Cell								
	8-Bit Ad Desi	Full der gn 1	8-Bit Ad Desi	t Full der gn 2	8-Bit Ad Desi	8-Bit Full8-BitAdderAdDesign 3Desi				
Technology	16	22	16	22	16	22	16	22		
	nm	nm	nm	nm	nm	nm	nm	nm		
MOSFETs	160	160	192	192	160	160	176	176		
Area (um)	2.560	3.520	3.072	4.224	2.560	3.520	2.816	3.872		
Input	0.5	0.9	0.9	0.9	0.5	0.9	0.9	0.9		
Voltage (V)										
Power	0.424	1.886	1.769	4.646	1.280	3.281	0.612	2.049		
(uW)										

よう は IJIRSET | e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

|| Volume 10, Issue 12, December 2021 ||

| DOI:10.15680/IJIRSET.2021.1012160 |

	Co Mult	Comparisons of High Speed Hybrid Logic 4-bit Binary Multiplier design Using High Performance 10T XOR XNOR Cell								
	Full Ac	Full Adder Full Adder Full Adder Full Adder								
Technology	16	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		22	16	22				
	nm	nm	nm	nm	nm	nm	nm	nm		
MOSFETs	296	296	336	336	296	296	316	316		
Area (um)	4.736	6.512	5.376	7.392	4.736	6.512	5.056	6.952		
Input Voltage (V)	0.5	0.9	0.9	0.9	0.5	0.9	0.9	0.9		
Power (uW)	1.619	4.431	2.408	6.899	1.717	4.777	1.291	3.634		

From the above comparison table, we know that for all the full adder designs using 16nm CMOS Process Technology has a huge reduction of Power compared to 90nm CMOS Process Technology based on existing method.

Advantages:

- Less Voltage Drop Problems
- More speed and more energy efficient circuits
- High performances

III. CONCLUSION

In this project, a new multiplier designs was proposed based on 16nm and 22nm cmos process technology under four full adder circuit designs using the XOR-XNOR circuits. Using the proposed XOR-XNOR circuit, four new FA cells based on hybrid logic design style were also proposed. The performance of the proposed multiplier design based on XOR-XNOR circuit and the FA cells was tested by simulating it with the tanner EDA tool using 16nm and 22nm CMOS Process Technology. The proposed multiplier design showed a reduction in terms of area was 47.36% and up to 73.92% under 16nm and 22nm technology and also reduction in terms of power for 12.91% and up to 68.99% under 16nm and 22nm technology. This power was reduced drastically when compared with the existing method implementation. The performance of the FA cells and proposed Multiplier design using Full Adder design-4 works efficiently under 16nm and 22nm process technology when compared with other Full Adder designs. In the application view, the proposed multipliers are used for fast computational processes and also digital signal processing applications which requires faster calculations.

REFERENCES

[1] Jyoti Kandpal, Abhishek Tomar, Mayur Agarwal, and K. K. Sharma, "High-Speed Hybrid-Logic Full Adder UsingHigh-Performance 10-T XOR–XNOR Cell," IEEE Trans. on Very Large Scale Integration (VLSI) Systems vol 28, no. 6, pp. 1413-1422, 2020.

[2] A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEICE Trans. Electron., vol. 75, no. 4, pp. 371–382, 1992.

[3] R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1079–1090, Jul. 1997.

[4] S. Goel, A. Kumar, and M. A. Bayoumi, "Design of robust, energyefficient full adders for deep-submicrometer design using hybrid-CMOS logic style," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1309–1321, Dec. 2006.

[5] C.-H. Chang, J. Gu, and M. Zhang, "A review of 0.18-μm full adder performances for tree structured arithmetic circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 686–695, Jun. 2005.

[6] N. Zhuang and H. Wu, "A new design of the CMOS full adder," IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 840–844, May 1992.

International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET)

| e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 7.569|



|| Volume 10, Issue 12, December 2021 ||

| DOI:10.15680/IJIRSET.2021.1012160 |

[7] M. Aguirre-Hernandez and M. Linares-Aranda, "CMOS full-adders for energy-efficient arithmetic applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 4, pp. 718–721, Apr. 2011.

[8] V. Foroutan, M. Taheri, K. Navi, and A. A. Mazreah, "Design of two low-power full adder cells using GDI structure and hybrid CMOS logic style," Integration, vol. 47, no. 1, pp. 48–61, Jan. 2014.

[9] M. Agarwal, N. Agrawal, and M. A. Alam, "A new design of low power high speed hybrid CMOS full adder," in Proc. Int. Conf. Signal Process. Integr. Netw. (SPIN), Feb. 2014, pp. 448–452.

[10] M. Vesterbacka, "A 14-transistor CMOS full adder with full voltageswing nodes," in Proc. IEEE Workshop Signal Process. Systems. Design Implement. (SiPS), Oct. 1999, pp. 713–722.

[11] M. Zhang, J. Gu, and C.-H. Chang, "A novel hybrid pass logic with static CMOS output drive full-adder cell," in Proc. Int. Symp. Circuits Syst. (ISCAS), vol. 5, May 2003, p. 5.

[12] C.-K. Tung, S.-H. Shieh, and C.-H. Cheng, "Low-power high-speed full adder for portable electronic applications," Electron. Lett., vol. 49, no. 17, pp. 1063–1064, Aug. 2013.

[13] P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, and A. Dandapat, "Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 10, pp. 2001–2008, Oct. 2015.

[14] D. Radhakrishnan, "Low-voltage low-power CMOS full adder," IEE Proc.-Circuits, Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001.

[15] M. A. Valashani and S. Mirzakuchaki, "A novel fast, low-power and high-performance XOR-XNOR cell," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2016, pp. 694–697.





Impact Factor: 7.569





INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com