

IMPLEMENTATION OF DISTRIBUTED CANNY EDGE DETECTOR ON FPGA

T. Rupalatha¹, Mr.C.Leelamohan², Mrs.M.Sreelakshmi³

P.G. Student, Department of ECE, C R Engineering College, Tirupati, India¹

Associate Professor, Department of ECE, C R Engineering College, Tirupati, India²

Assistant Professor, Department of ECE, C R Engineering College, Tirupati, India³

Abstract: Edge detection is one of the basic operation carried out in image processing and object identification. In this paper, we present a distributed Canny edge detection algorithm that results in significantly reduced memory requirements, decreased latency and increased throughput with no loss in edge detection performance as compared to the original Canny algorithm. The new algorithm uses a low-complexity 8-bin non-uniform gradient magnitude histogram to compute block-based hysteresis thresholds that are used by the Canny edge detector. Furthermore, an FPGA-based hardware architecture of our proposed algorithm is presented in this paper and the architecture is synthesized on the Xilinx Spartan-3E FPGA. Simulation results are presented to illustrate the performance of the proposed distributed Canny edge detector. The FPGA simulation results show that we can process a 512×512 image in 0.287ms at a clock rate of 100 MHz.

Keywords: Canny Edge detector, Distributed Processing, Non-uniform quantization, FPGA.

I. INTRODUCTION

Edge detector in [1] offers a trade-off between precision, cost and speed, and its capability to detect edges is not as good as the Canny algorithm. There is another set of work on Deriche filters that have been derived using Canny's criteria. For instance, it was stated in [2] that a network with four transputers takes 6s to detect edges in a 256×256 image using the Canny- Deriche algorithm, far from the requirement for real-time applications. The approach of [3] operates on two rows of pixels at a time. This reduces the memory requirement at the expense of a decrease in the throughput. Furthermore, it is known that the original Canny edge detection algorithm needs two adaptive image-dependent high and low thresholds to remove false edges. However, the algorithm in [3] just fixes high and low thresholds in order to overcome the dependency between the blocks, which results in a decreased edge detection performance.

In [4], we proposed a new threshold selection algorithm based on the distribution of pixel gradients in a block of pixels to overcome the dependency between the blocks. However, in [4], the hysteresis thresholds calculation is based on a very finely and uniformly quantized 64-bin gradient magnitude histogram, which is computationally expensive and, thereby, hinders the real-time implementation. In this paper, a method based on non-uniform and coarse quantization of the gradient magnitude histogram is proposed.

II. CANNY EDGE DETECTION ALGORITHM

Canny developed an approach to derive an optimal edge detector based on three criteria related to the detection performance.




Fig. 1. Block diagram of the Canny edge detection algorithm.

IV. PROPOSED DISTRIBUTED CANNY ALGORITHM IMPLEMENTATION ON FPGA

In this section, we describe the hardware implementation of our proposed distributed Canny edge detection algorithm on the Xilinx Spartan-3E FPGA.

A. Architecture Overview




Fig. 4 The architecture of the proposed distributed Canny

Depending on the available FPGA resources, the image needs to be partitioned into q sub-images and each sub-image is further divided into $p \times m \times m$ blocks. The proposed architecture, shown in Fig.4, consists of q processing units in the FPGA and some Static RAMs (SRAM) organized into q memory banks to store the image data. Thus, $p \times q$ blocks can be processed at the same time and the processing time for an $N \times N$ image is reduced, in the best case, by a factor of $p \times q$.




Fig. 5 compute engine(CE) for the proposed

The specific values of p and q depend on the processing time of each PE, the data loading time from the SRAM to the local memory and the interface between FPGA and SRAM, such as total pins on the FPGA, the data bus width, the address bus width and the maximum system clock of the SRAM.

B. Image Smoothing

The input image is smoothed using a 3×3 Gaussian mask, as shown in Fig. 6(a). The Gaussian filter (Fig. 6a) is separable and, thus, the implementation of the 2-D convolution with the 3×3 Gaussian mask is achieved using row and column 1-D convolutions. The proposed architecture for the smoothing unit is shown in Fig. 6(b).




Fig. 6(a) Mask for the low pass Gaussian filter (b) Pipelined Image Smoothing Unit.

The main components of the architecture consists of a 1-D finite impulse filter (FIR) to process the data and the on-chip Block RAM (BRAM) to store the data. In our design, we adopt the Xilinx’s pipelined FIR IP core, which provides a highly parameterizable, area-efficient, high-performance FIR filter utilizing the structure characteristics in the coefficient set, such as symmetry and conjugacy .

C. Gradients and Gradient Magnitude Calculation

This stage calculates the vertical and horizontal gradients using convolution kernels. The kernels vary in size from 3×3 to 9×9, depending on the sharpness of the image. The Xilinx FIR core, which can support up to 256 sets of coefficients with 2 to 1024 coefficients per set, is used to implement the kernels.

The architecture of this unit is shown in Fig7. The gradient calculation architecture consists of two 1-D FIR models and the corresponding local memory. The filters for computing the horizontal and vertical gradient elements can process data in parallel.




Fig. 7 Gradient and Magnitude Calculation Unit.

D. Directional Non Maximum Suppression

Fig. 8 shows the architecture of the directional NMS unit. In order to access all the pixels’ gradient magnitudes in the 3×3 window at the same time, two FIFO buffers are employed.




Fig. 8. Directional Non Maximum Suppression Unit.

The horizontal gradient G_x and the vertical gradient G_y control the selector which delivers the gradient magnitude (marked as $M(x, y)$ in Fig. 8) of neighbours along the direction of the gradient, into the arithmetic unit.

E. Calculation of the hysteresis thresholds:

Since the low and high thresholds are calculated based on the gradient histogram, we need to compute the histogram of the image after it has undergone directional non-maximum suppression. As discussed in Section 3, an 8-step non-uniform quantizer is employed to obtain the discrete histogram for each processed block.




Fig. 9 The architecture of the Threshold Calculation Unit.

F. Thresholding with hysteresis

Since the output of the non maximum suppression unit contains some spurious edges, the method of thresholding with hysteresis is used. Two thresholds, high threshold Th_H and low threshold Th_L , which are obtained from the threshold calculation unit, are employed. Let $f(x, y)$ be the image obtained from the non maximum suppression stage, $f_1(x, y)$ be the strong edge image and $f_2(x, y)$ be the weak edge image.




Fig. 10 Pipelined architecture of the Thresholding unit

V. SIMULATION RESULTS

The algorithm performance was tested using a variety of 512x512 natural images.

A. Mat lab Simulation Results




Fig 11. Floating-point Mat lab simulation results for the 512x512 House image(a) Edge map of the original Canny (b) algorithm of [4] with a 3x3 mask (c) proposed algorithm with a 3x3 gradient mask and a block-size of 64.

B. Fixed-point Mat lab and FPGA Simulation Results

Fig.12 shows the fixed-point Mat lab implementation software result and the FPGA implementation generated result for the 512x512 House image using the proposed distributed Canny with block size of 64x64 and a 3x3 gradient mask. The FPGA result is obtained using Model Sim . Furthermore, for a 100MHz clock rate, the total processing running time using the FPGA implementation is 0.287ms for a 512x512 image.




Fig. 12(a) Edge map of Mat lab implementation; (b) Edge map of FPGA implementation.

VI. CONCLUSION

We presented a novel distributed Canny edge detection algorithm that results in a significant speed up without sacrificing the edge detection performance. As a result, the computational cost of the proposed algorithm is very low compared to the original Canny edge detection algorithm. The algorithm is mapped to onto a Xilinx *Spartan-3E* FPGA platform and tested using Model Sim.

REFERENCES

- [1] F. M. Alzahrani and T. Chen, "A real-time edge detector algorithm and VLSI architecture," *Real-Time Imaging*, vol. 3, no. 5, pp. 363 – 78, 1997.
- [2] L. Torres, M. Robert, E. Bourennane, and M. Paindavoine, "1 implementation of a recursive real time edge detector using retiming techniques," *VLSI*, pp. 811 –816, Aug. 1995.
- [3] D. V. Rao and M. Venkatesan, "An efficient reconfigurable architecture and implementation of edge detection algorithm using Handle-C," *ITCC*, vol. 2, pp. 843 – 847, Apr. 2004.
- [4] S. Varadarajan, C. Chakrabarti, L. J. Karma, and J. M. Bauza, "A distributed psycho-visually motivated Canny edge detector," *IEEE ICASSP*, pp. 822 –825, Mar. 2010.
- [5] J. Canny, "A computational approach to edge detection," *IEEE Trans. PAMI*, vol. 8, no. 6, pp. 679 –698, Nov. 1986.
- [6] W. He and K. Yuan, "An improved Canny edge detector and its realization on FPGA," *WCICA*, pp. 6561 –6564, Jun. 2008.

BIOGRAPHY



T. Rupalatha doing M.Tech in VLSI System Design in CREC in Tirupathi and done bachelor's degree in Electronics and Communication Engineering



C. Leelamohan is working as an Associate professor in the department of ECE, Chadalawada Ramanamma College of Engineering, Tirupati. He published three international and attended 3 international, 3 national conferences and 5 workshops at his credit. He ratified by the J.N.T.U.A, Anantapur



M. Sreelakshmi is working as an Assistant professor in the department of ECE in CREC in Tirupathi. She published one international and attended one international, one national conferences and three workshops at her credit.