

International Journal of Innovative Research in Science, Engineering and Technology

Volume 3, Special Issue 3, March 2014

2014 International Conference on Innovations in Engineering and Technology (ICIET'14) On 21<sup>st</sup> & 22<sup>nd</sup> March Organized by

K.L.N. College of Engineering, Madurai, Tamil Nadu, India

# FPGA Implementation of Digital Modulation Schemes

S.Rajaram<sup>#1</sup>, R.Gayathre<sup>#2</sup>

Department of ECE, Thiagarajar College of Engineering, Madurai, Tamilnadu, India

ABSTRACT— Software Defined Radio (SDR) has been one of the new techniques developed to change the way the traditional wireless communication system work. This paper deals with the Field-programmable gate-array (FPGA) implementation of Digital Modulator such as Quadrature amplitude modulation (QAM), Binary amplitude-shift keying (BASK), Binary frequency shift keying (BFSK) and Binary phase-shift keying (BPSK). Since digital modulation is more secure and more efficient in long-distance transmission and noise detection and correction than its analog counterpart, it has an important place in modern communications. They employ the minimum number of blocks necessary for achieving the modulation. The input carrier signal and message signal are generated using CO-ordinate Rotation Digital Computer (CORDIC) algorithm. These digital modulators were developed and compiled to a Very high speed integrated circuit Hardware Description Language (VHDL) net list, and were later implemented individually into Spartan 3 FPGA board.

**KEYWORDS**— Software Defined Radio (SDR); Fieldprogrammable gate-array (FPGA); Quadrature amplitude modulation (QAM); Binary amplitude-shift keying (BASK); Binary frequency shift keying (BFSK); Binary phase-shift keying (BPSK); CO-ordinate Rotation Digital Computer (CORDIC)

# I. INTRODUCTION

Field-programmable gate arrays (FPGAs) are semiconductor device that contains programmable logic elements (LEs) and reconfigurable interconnects to realize any complex combinational or sequential logic functions. Hardware implemented in an FPGA can be reconfigured by programming the logic elements and interconnections for specific applications, even after the installation of the

product. Today's FPGAs has static random-access memories (SRAMs), high-speed transceivers, high-speed

input/output (I/O) elements and hard-embedded processors.

A literature survey shows that, FPGAs are widely used in different applications, such as motor controllers [1], neural network implementations [2-4], finite-impulseresponse (FIR) filter realization [5,6], fuzzy-logic controllers [7], etc. Implementation of digital modulation and demodulation using FPGAs has received considerable attention. Signal-processing systems such as softwaredefined radios (SDRs) can receive various kinds of modulated signals via software programming using digital signal processors (DSPs), FPGAs, general purpose processors (GPPs), and application specific integrated circuits (ASICs) [8,9]. In this context, FPGAs are the solution, due to their high flexibility and high speed [9].

Since digital modulation is more secure and more efficient in long-distance transmission. Moreover noise detection/correction is easier than analog, hence it has an important place in modern communications. A digital receiver for software-defined radios based on QAM techniques [10,11]; and BASK, BPSK, and BFSK [14,15] digital modulators to be used in communications systems [12,13]. All of these papers have in common the design of models in the MATLAB environment, Verilog HDL or VHDL and implementations using FPGAs.

The objective of this paper is to implement a fully digital QAM, BASK, BFSK, and BPSK modulators that employ the minimum number of digital blocks suitable for software-defined radio systems and are implemented individually into the Spartan 3 FPGAs. The input carrier signal and message signal are generated using COordinate Rotation DIgital Computer (CORDIC) algorithm, for more scalability or flexibility.

The paper is organized as follows. Section II, explains the theory of the QAM, BASK, BFSK, and BPSK modulations. Section III, explains the generation of input signal using CORDIC algorithm. Section IV deals with results and discussions and finally section V concludes this paper.

## **FPGA** implementation of Digital Modulation Schemes

#### II. THEORY of the DIGITAL MODULATIONS

## A. Quadrature Amplitude Modulation

Quadrature amplitude modulation (QAM) is a modulation scheme in which two sinusoidal carrier signals, one exactly 90 degrees out of phase with respect to the other, are used to transmit data over a physical channel. Because the orthogonal carrier signal occupy the same frequency band and differ by a 90 degree phase shift, each can be modulated independently and transmitted over the same frequency band. Finally it is separated by demodulation at the receiver. For a given bandwidth, QAM transmits data at twice the rate of standard pulse amplitude modulation (PAM) without any degradation in the bit error rate (BER). QAM and its derivatives are used in both mobile radio and satellite communication. These two carrier waves represent the inphase (I) and Quadrature-phase (Q) components of our signal. These signals can be represented as

$$I = A\cos(\phi) and Q = A\sin(\phi) \tag{1}$$

A QAM signal can be expressed as

$$A\cos(2\pi f ct + \phi) = I\cos(2\pi f ct) - Q\sin(2\pi f ct)$$
(2)



Fig. 1 A block diagram of QAM modulation

# B. Binary Amplitude-Shift Keying Modulation

In a BASK (binary amplitude-shift keying) modulation, the amplitude of the sinusoidal carrier signal is in accordance with the message level ("0" or "1"), while keeping the frequency and phase constant. A block diagram of the BASK modulation and its signal waveforms are shown in Fig 2 and 3, respectively. Since there are sharp discontinuities at the transition points, the resulting BASK signal has an unnecessarily wide bandwidth. The band pass filter shown in Fig 2 removes the high-frequency components of the BASK signal. The

output is a band limited signal, ready for transmission by a power amplifier. BASK signal can be expressed as

$$S_{BASK}(t) = m(t) A \sin(2\pi f_c t + \Phi_0), 0 \le t \le T$$
 (3)

Where m(t) = 0 or 1 (the binary message), *T* is the bit duration, and *A*,  $f_c$ , and  $\Phi_0$  are the amplitude, frequency, and phase of the sinusoidal carrier signal. The modulated signal has a power  $P = A^2/2$  for both the states.



Fig. 2 A block diagram of BASK modulation.



Fig. 3 The modulating-signal (message) and the BASK Signal waveforms

# C. Binary Frequency-Shift Keying Modulation

In a BFSK (binary frequency-shift keying) modulation, the frequency of the sinusoidal carrier signal is in accordance with the message level ("0" or "1") while keeping the amplitude and phase constant. A block diagram of the BFSK modulation and its signal waveforms are shown in Fig 4 and 5 respectively. A BFSK signal can be expressed as

$$S_{BFSK}(t) = A \sin \{ 2\pi [f_c + m(t)f_m] t + \Phi_0 \}, 0 \le t \le T$$
(4)

Where m(t) = 0 or 1 (the binary message), *T* is the bit duration, and *A*,  $f_c$ , and  $\Phi_0$  are the amplitude, frequency, and phase of the sinusoidal carrier signal. The modulated signal has a power  $P = A^2/2$  for both the states.



Fig. 4 A block diagram of BFSK modulation



Fig. 5 The modulating-signal (message) and the BFSK Signal waveforms

#### D. Binary Phase-Shift Keying Modulation

In a BPSK (binary phase-shift keying) modulation, the phase of the sinusoidal carrier signal is in accordance with the message level ("0" or "1") while keeping the amplitude and frequency constant. A block diagram of the BPSK modulation and its signal waveforms are shown in Fig 6 and 7, respectively. A BPSK signal can be expressed as

$$S_{BPSK}(t) = A \sin[2\pi f_c t + m(t)\pi], 0 \le t \le T$$
 (5)

Where m(t) = 0 or 1 (the binary message), *T* is the bit duration, and *A*,  $f_c$ , and  $\Phi_0$  are the amplitude, frequency, and phase of the sinusoidal carrier signal. The modulated signal has a power  $P = A^2/2$  for both the states.



Fig 6. A block diagram of BPSK modulation



Fig7. The modulating-signal and BPSK signal waveforms

# III. GENERATION OF INPUT SIGNAL USING CORDIC

In this paper CORDIC algorithm is used to design a digital sine waveform generator. There are plenty of applications which require digital wave generators. Wireless and mobile systems are among the fastest growing application areas; in particular, Software Defined Radio (SDR) is currently a focus of research and development. An SDR system allows performing many functions based on a single hardware platform, thus highly reconfigurable resources for signal processing are needed, mainly for modulation of digital signals. Fourth generation (4G) wireless and mobile systems are currently the focus of research and development. They will allow new types of services to be universally available to consumers and for industrial applications. Broadband wireless networks will enable packet based high data rate communication suitable for video transmission and mobile Internet applications.

#### A. The CORDIC Algorithm

CORDIC is based on the common rotation equations:

$$x' = x \cdot \cos \phi - y \cdot \sin \phi = \cos \phi \cdot [x - y \cdot \tan \phi]$$
  
$$y' = y \cdot \cos \phi + x \cdot \sin \phi = \cos \phi \cdot [y + x \cdot \tan \phi]_{(6)}$$

If  $\tan \phi = \pm 2i$ , multiplication in (6) can be performed by a simple shift operation. This allows the vector to be rotated by desired angle in a sequence of smaller rotations by angle  $\phi_i = \pm \tan(2^{-i})$ 

$$x_{i+1} = k_i \left[ x_i - y_i \cdot d_i \cdot 2^{-i} \right]$$

$$y_{i+1} = k_i \left[ y_i + x_i \cdot d_i \cdot 2^{-i} \right],$$
(7)
Where,

$$k_i = \cos(\tan^{-1}(2^{-1})) = \frac{1}{\sqrt{1 + 2^{-2i}}}, d_i = \pm 1$$

 $y_{i+1} = y_i + x_i * d_i * 2^{-i}$  $z_{i+1} = z_i - d_i * \tan^{-1}(2^{-i})$ 

# B. Modes of The CORDIC Algorithm

CORDIC rotator works in two modes: rotation and vectoring



Fig. 8 The Rotation (X', Y') and vectoring (X, Y) modes of the CORDIC algorithm

In the first mode it rotates the input vector by specified angle. The angle accumulator is initialized with the desired rotation angle. For this mode, CORDIC equations are:

$$x_{i+1} = x_i - y_i * d_i * 2^{-i}$$
  

$$y_{i+1} = y_i + x_i * d_i * 2^{-i}$$
  

$$z_{i+1} = z_i - d_i * \tan^{-1}(2^{-i}),$$
(8)

Where,

$$d_i = \begin{cases} -1, & z_i < 0\\ 1, & otherwise \end{cases}$$

This gives the following result:

$$x_{n} = A_{n} \cdot [x_{0} \cos z_{0} - y_{0} \sin z_{0}]$$
  

$$y_{n} = A_{n} \cdot [y_{0} \cos z_{0} - x_{0} \sin z_{0}]$$
  

$$z_{n} = 0$$
(9)

Where,

$$A_n = \prod_n \sqrt{1 + 2^{-2i}}$$

In the vectoring mode input vector is being rotated to the x axis while recording the angle required to make that rotation. The result of the vectoring operation is a rotation angle and the scaled magnitude of original vector. The CORDIC equations in this mode are:

$$x_{i+1} = x_i - y_i * d_i * 2^{-i}$$

Where,

$$d_i = \begin{cases} -1, & z_i < 0\\ 1, & otherwise \end{cases}$$

Then:

$$x_{n} = A_{n} \sqrt{x_{0}^{2} + y_{0}^{2}}$$

$$y_{n} = 0$$

$$z_{n} = z_{0} + \tan^{-1} \left( \frac{y_{0}}{x_{0}} \right)$$
(11)

(10)

$$A_n = \prod_n \sqrt{1 + 2^{-2i}} \tag{12}$$

The CORDIC algorithm in every mode is limited between  $\pi$   $\pi$ 

$$-\frac{\pi}{2}$$
 and  $\frac{\pi}{2}$ .

This limitation is caused by the first rotation angle  $\phi_0 = \tan^{-1}(2^0)$ 

To achieve simplicity of hardware realization, the idea used in CORDIC are to (i) decompose the rotations into a sequence of elementary rotations through predefined angles that could be implemented with minimum hardware cost; and (ii) to avoid scaling, that might involve arithmetic operations such as square-root and division. The other idea is based on the fact the scalefactor contains only the magnitude information but no information about the angle of rotation [16].

## IV RESULTS and DISCUSSIONS

The Digital modulation schemes such as of quadrature amplitude modulation (QAM), binary amplitude-shift keying (BASK), binary frequency shift keying (BFSK) and binary phase-shift keying (BPSK) were designed separately using Xilinx ISE 14.1 tool and its simulated results are shown below.

M.R. Thansekhar and N. Balaji (Eds.): ICIET'14



Fig. 9 The above figure shows the simulation result of QAM, where Xin, Yin represents the input signal and X\_out & Y\_out represents the modulated signal. 0111 is given as the input and its corresponding output obtained is -0.49 & -0.86 which is same as that of manual calculation.



Fig. 10 The above figure shows the simulation result of BASK, where data\_in represents the input signal and mod\_out represents the modulated BASK output signal. 10110101010 is given as the input and 1111111110 is the modulated output.



Fig. 11 The above figure shows the simulation result of BFSK, where data\_in represents the input signal and mod\_out represents the modulated BFSK output signal. 10110101001 is given as the input and 11111100111 is the modulated output.

													Jor 1 po		
Name	Value		5,976,200	ps	5,976,300 ps		5,976,400	ps	5,976,50	ps	5,97	5,600	ps	5,976,700	ps
l 🔒 dk	1														
🔓 rst	0														
🕨 📑 data_in(15:0)	10110101110						101101011101010								
ាត្រូ dat	1														
▶ 📲 mod_out[16:0]	-713	-879	-846		-813		-780		-747		ĸ	-71	3	-679	
🕨 式 sin[16:0]	11111110101	111111	1111111001101		1111111001111		1111111010001		1111111010011		m	11110	10101	11111110	)
▶ 式 sin_out[16:0]	00000001010	000000	00000001	10010	0000000110	000	0000000	101110	0000000	101100	000	00001	01010	0000000	
		X1: 5/976/	624ps												
4 b	4 F	4													

## **FPGA** implementation of Digital Modulation Schemes

Fig. 12 The above figure shows the simulation result of BPSK, where data\_in represents the input signal and mod\_out represents the modulated BPSK output signal. By varying the phase, the modulated BPSK signal is obtained.

These modulators which are designed is implemented separately using Spartan 3 XC3S100E FPGA board.



Fig. 13 Implementation on Spartan 3 XC3S100E device.

The device Spartan 3 XC3S100E utilization memory for all the Digital modulators are shown in table which gives the total resources utilized.

TABLE I DEVICE UTILIZATION OF DIGITAL MODULATORS

LOGIC UTILIZATION	USED	AVAILAB LE	UTILIZATION
No. of Slices	692	960	72%
No. of Slice Flip Flops	125	1920	6%
No. of 4input LUTs	1326	1920	69%
No. of bonded IOBs	35	108	32%
No. of GCLKs	1	24	4%

## V. CONCLUSION

FPGA implementations of QAM, BASK, BFSK, and BPSK digital modulators were demonstrated. The main advantages of the implementations were the minimum numbers of digital blocks used for performing digital modulations. The input signals for all these digital modulators were generated using CORDIC algorithm and corresponding output signals are obtained in digitized form. These design entry is done through VHDL coding in Xilinx environment and finally all these modulators were implemented separately using Spartan 3 FPGA.

#### REFERENCES

[1] B. Alecsa, and A. Onea, "Design, Validation and FPGAImplementation of a Brushless DC Motor Speed Controller IEEE International Conference on Electronics, Circuits, and Systems (ICECS), December 2010

- [2] S. Himavathi, D. Anitha, and A. Muthuramalingam, "Feedforward Neural Network Implementation in FPGA Using Layer Multiplexing for Effective Resource Utilization," IEEE Transactions on Neural Networks, 2007
- [3] N. M. Botros and M. Abdul-Aziz, "Hardware Implementation of an Artificial Neural Network Using Field Programmable Gate Arrays (FPGA's)," IEEE Transactions on Industrial Electronics, 1994
- [4] T. Orlowska-Kowalska and M. Kaminski, "FPGA Implementation of the Multilayer Neural Network for the Speed Estimation of the Two-Mass Drive System," IEEE Transactions on Industrial Informatics, 2011
- [5] P. K. Meher, S. Chandrasekaran, and A. Amira, "FPGA Realization of FIR Filters by Efficient and Flexible Systemization Using Distributed Arithmetic," IEEE Transactions on Signal Processing, 2008
- [6] K. N. Macpherson and R. W. Stewart, "RAPID PROTOTYPING – Area Efficient FIR Filters for High Speed FPGA Implementation," IEE Proceedings – Vision, Image and Signal Processing, 2006
- [7] D. Kim, "An Implementation of Fuzzy Logic Controller on the Reconfi gurable FPGA System," IEEE Transactions on Industrial Electronics, 2000
- [8] M. Islam, M. A. Hannan, S. A. Samad, and A. Hussain, "Modulation Technique for Software Defi ned Radio Applications," Australian Journal of Basic and Applied Sciences, 2009
- [9] Y. H. Chye, M. F. Ain, and N. M. Zawawi, "Design of BPSK Transmitter Using FPGA with DAC," Proceedings of the 2009 IEEE 9th Malaysia International Conference on Communications, December 2009
- [10] S. O. Popescu, G. Budura, and A. S. Gontean, "Review of PSK and QAM – Digital Modulation Techniques on FPGA," IEEE International Conference on Computational Cybernetics and Technical Informatics, May 2010
- [11] M. Rice, C. Dick, and F. Harris, "Maximum Likelihood Carrier Phase Synchronization in FPGA-Based Software Defined Radios,"IEEE International Conference on Acoustics, Speech and Signal Processing May 2001
- [12] K. Li, X. Lu, W. Zhang, and F. Wang, "Design and Implementation of Digital Modulator Based on Improved Direct Digital Synthesizer Technology and DSP Builder," IEEE 5th International Conference on Wireless Communications, Networking and Mobile Computing, September 2009
- [13] F. M. Demir, U. Kafadar, S. Dikmese, and H. Dincer, "FPGA Based Implementation of Communication Modulation," IEEE 15th Signal Processing and Communications Applications, June 2007
- [14] Mehmet Sonmez and Ayhan Akbal, "FPGA-Based BASK and BPSK Modulators Using VHDL: Design, Applications and Performance Comparison for Different Modulator Algorithms", International Journal of Computer Applications (0975 – 8887) Volume 42– No.13, March 2012
- [15] Mehmet Sonmez and Ayhan Akbal, "FPGA Based, Low Cost Modulators of BPSK and BFSK, Design and Comparison of Bit Error Rate over AWGN Channel", GU J Sci, 26(2):207-213 (2013)
- [16] Pramod Kumar Meher and Sang Yoon Park, "CORDIC Designs for Fixed Angle of Rotation", IEEE Transactions On Very Large Scale Integration (VLSI) Systems, VOL. 21, NO. 2, February 2013