

International Journal of Innovative Research in Science, Engineering and Technology

Volume 3, Special Issue 3, March 2014

2014 International Conference on Innovations in Engineering and Technology (ICIET'14)

On 21st & 22nd March Organized by

K.L.N. College of Engineering, Madurai, Tamil Nadu, India

Analytical Modeling of Surface Potential in Dual Material Junction less Surrounding Gate MOSFETS

P.Suveetha Dhanaselvam^{#1}, A.Nithya Ananthi^{#2}

^{#1}Department of ECE, Velammal College of Engineering and Technology, Madurai, Tamilnadu, India.

^{#2}Department of ECE, Velammal College of Engineering and Technology, Madurai, Tamilnadu, India.

ABSTRACT— In this paper, a new surface potential model for dual material junctionless surrounding (DMJLSG) MOSFET is developed. As scaling of devices has become nanometer size, controlling the source/drain channel is a tedious process. Formation of junction leads to several challenges on doping concentration and thermal budget. In order to overcome this issues junctionless multigate MOSFET is introduced. Junctionless is a device that have similar structure like conventional MOSFET but it is normally a ON device with a homogeneous doping polarity and a uniform doping concentration across the channel, source and drain. Surrounding gate MOSFET has been regarded as one of the promising device due to its finer gate controllability around the channel. Junctionless surrounding gate is a very simple device to design as it eliminates junction implantation and annealing. In this paper, surface potential of dual material junctionless surrounding gate MOSFET is developed using Parabolic approximation method and its performance is analysed.

KEYWORDS---JLDMSG (Junctionless dual material surrounding gate)MOSFET, DIBL, Short channel effects(SCE).

I. INTRODUCTION

MOSFET is a transistor used for amplifying and switching electronic signals. MOS device are used in ICs with high level of integration for reducing the current consumption. According to MOORE's law the number of transistor on integrated circuits doubles approximately every two years. This motivates IC fabrication with MOSFET devices.

Scaling of devices can be defined as reducing feature size that leads to better and faster performance and more gate per chip. Scaling of devices aims at increasing

Copyright to IJIRSET

packing density, chip functionality, device current and speed of the machine. Nowadays IC scaling has reached nanometer size but still there arises the main problem that was faced during micro scale size which is defined as short channel effect. Short channel effect arises when control of the channel region by the gate is affected by the electric field lines propagating between source and drain. Some of the short channel effect[1] are Drain induced barrier lowering(DIBL) that happens when drain voltage is increased further at shorter channel length, the depletion region and body grows in size and extends to the gate and thus the potential barrier in the channel reduces, this causes changes in the threshold voltage. To overcome this, the electron gains a kinetic energy, but because of this excess energy the electron can enter the oxide region and makes oxide charging due to which the switching characteristics of the device get degraded.

Multigate MOSFET refers to a MOSFET which incorporates more than one gate into a single device. In multigate device, the channel is surrounded by several gates on multiple surface [2]. It thus provides a better electrical control over the channel, allowing more efficient suppression of "off-state" leakage current. Multiple gates also allow enhanced current in the "on-state", also known as drive current. Multigate transistor also provide a better analog performance due to a higher intrinsic gain and lower channel length modulation [3].

As Multigate devices gave a route to the device miniaturization, it has made scaling of devices to reach aggressive performance. At this

M.R. Thansekhar and N. Balaji (Eds.): ICIET'14

www.ijirset.com

2

nanometer size, it becomes very hard to control the sharp source/drain junction from the device fabrication point of view. These challenges were overcome by the new evolved generation termed as junctionless devices. Junctionless is a device that have similar structure like conventional MOSFET but it is normally a ON device with homogeneous doping polarity across the source, drain and channel [4]. Junctionless Surrounding gate MOSFET provides a good performance as the gate material surrounds the channel at all the region. Junctionless is also treated as a device with high current drive since major carriers do not form a barrier to carrier scattering as in junction based devices [5]. Junctionless devices added low budget as it eliminates annealing and ion implantation in the fabrication process [6].

Junctionless is similar to conventional MOSFET but it has a difference in its operation. Classical MOSFET is considered as the OFF device whereas Junctionless is considered as the ON device. In the subthreshold region, the highly doped channel is fully depleted, and hence it can hold a large electric field[7]. By increasing gate voltage, electric field in the channel reduces until a neutral region is created in the centre of the channel. At this point, it is possible to define the threshold voltage, because bulk current starts to flow through the centre of the channel [8]. Then by further increasing the gate voltage, the depletion width reduces until a completely neutral channel is created. This occurs when the gate voltage equals the flat band voltage. At the onset of this condition, the bulk current reaches its maximum value. Thereafter, by increasing the gate voltage further, negative charges accumulate on the surfaces of the channel [9]. These charges result in a surface current, which is similar to the current in a standard n-type conventional MOSFET.

Junctionless dual material surrounding gate MOSFET has been proposed and its surface potential is modelled by using parabolic approximation method. This surface potential is compared with the central potential of the (JLDMSG) MOSFET.A cross sectional view of the Junctionless dual material surrounding gate (JLDMSG) MOSFET is shown in Fig 1.



Fig .1 Cross sectional view of junctionless dual material surrounding gate MOSFET(JLDMSG)

In the gate structure the channel region has been divided into two parts. The length of the two metals M_1 and M_2 are L_1 and L_2 respectively. A cylindrical coordinate system is employed with the radial direction represented as r and a horizontal direction as z. The symmetry of the structure ensures that the potential has no

Copyright to IJIRSET

www.ijirset.com

variation with the angular in plane of the radial direction. Hence, a 2-D analysis is sufficient.

II. MODEL DERIVATION

The surface potential distribution in the silicon can be derived by solving 2D poisson's equation. The potential distribution across the two channel is defined as,

$$\frac{1}{r}\frac{\partial}{\partial r}\left(r\frac{\partial}{\partial r}\phi_{i}(r,j)\right) + \frac{\partial^{2}\phi_{i}(r,z)}{\partial z^{2}} = \frac{-qn_{d}}{\varepsilon_{si}} \quad i=1,$$
(1)

 n_d is the channel doping density, it is assumed to be uniform for simplicity. Parabolic approach is used to define the potential across the surface and the solution is given as,

(2)
$$\phi_i(r,z) = c_1^i(z) + c_2^i(z)r + c_3^i(z)r^2 \quad i=1,2$$

The total length of the gate is given as L_1+L_2 . The metal M_1 lies at the region $0 \le z \le L_1, 0 \le r \le R$ and the metal M_2 lies at the region $0 \le z \le L_1 + L_2, 0 \le r \le R$. The boundary condition used to find the solutions are,

1) Electric flux between the silicon body and surrounding gate oxide must be continuous, $\partial \phi_i(r, z)_1 = c_{ax} \left(v_{es} - v_{ibi} - \phi_s(z) \right)_2$

$$\frac{\phi_i(r,z)}{\partial r} | r = R = \frac{c_{ox}(v_{gs} - v_{fbi} - \phi_s(z))}{\varepsilon_{si} t_{si}} r^2 \qquad i=1,2$$

(3)

2) Electric field at r=0 must be zero due to the symmetry of the channel potential along the r-direction,

$$\frac{\partial \phi_i(r,z)}{\partial r} | r = 0 = 0 \qquad i=1,2$$

(4)

Thus the potential distribution is given as,

$$\phi_i(r, z) = \phi_c(z) + \frac{c_{ox}(v_{gs} - v_{fbi} - \phi_s(z))}{\varepsilon_{si}t_{si}} r^2 \quad i=1,2$$

(5)

Where V_{fbi} is the flat band voltage, ε_{si} is the permittivity of the silicon, t_{si} is the thickness of the silicon and c_{ox} is the capacitance of oxide per unit area. The flat band voltage is given as,

$$v_{fbi} = \phi_m^i - \phi$$
(6)

Where ϕ_m^i is the work function of the metal surface M₁ and M₂. ϕ_{si} is the work function of the silicon and it is given as,

$$\phi_{si} = \chi_{si} + \frac{E_g}{2q} - \phi_j$$

Where

(7)

M.R. Thansekhar and N. Balaji (Eds.): ICIET'14

546

(12)

$$\phi_f = \frac{kT}{q} \ln\left(\frac{n_d}{n_i}\right)$$
 is the bulk potential, E_g is the

silicon band gap and n_i is the intrinsic concentration. It is assumed that the central potential and the surface potential must satisfy the following condition,

$$\phi_{s}^{i}(z) = \phi_{c}^{i}(z) + \frac{c_{ox}t_{si}(v_{gs} - v_{fbi} - \phi_{s}^{i})}{4\varepsilon_{si}} \quad i=1,2 \quad (8)$$

By substituting equation (5) and (8) in (1) and by eliminating central potential, the differential equation for the surface potential can be expressed as,

$$\frac{\partial^2 \phi_s^i(z)}{\partial z^2} - \lambda^2 \phi_s^i(z) = \phi_{gi} \qquad i=1,2 \quad (9)$$

Where

$$\lambda^{2} = \frac{4c_{ox}}{\varepsilon_{si}t_{si}} \text{ is the scaling factor and}$$

$$\phi_{gi} = \frac{4\left(-qn_{d}\varepsilon_{si}t_{si} - 4c_{ox}\left(v_{gs} - v_{fbi}\right)\varepsilon_{si}\right)}{4\varepsilon_{si}^{2}t_{si} + \varepsilon_{si}t_{si}c_{ox} - 4\varepsilon_{si}c_{ox}} \quad i=1,2 (10)$$

7

The general solution of the ordinary differential equation in eq.(9) can be expressed as,

Where ai and bi are coefficients that are determined by the following boundary conditions [10],

1) Surface potential at the interface of the two dissimilar metals is continuous

$$\phi_{s}^{1}(r,L_{1}) = \phi_{s}^{2}(r,L_{1})$$

2) Electric flux between two dissimilar metals is continuous

$$\frac{\partial \phi_s^1(r,z)}{\partial z} | z = L_1 = \frac{\partial \phi_s^2(r,z)}{\partial z} | z = L_1$$
(13)

3) The potential at the source end is $\phi_{s}^{1}(r, z=0) = v_{hi}$ (14)

4) The potential at the drain end is

$$\phi_s^2(r, z = L_1 + L_2) = v_{bi} + v_{ds}$$
(15)

With these boundary condition a_i and b_i are obtained as,

$$\phi_{s}^{i}(z) = a_{i}e^{\lambda z} + b_{i}e^{-\lambda z} - \frac{\varphi_{gi}}{\lambda^{2}} \qquad i=1,2 (11)$$

$$a_{1} = \frac{2\lambda^{2}v_{bi} + 2\lambda^{2}v_{ds} - \phi_{g2}e^{\lambda L_{2}} + \phi_{g1}e^{\lambda L_{2}} + 2\phi_{g2} - 2\lambda^{2}b_{2}e^{-\lambda(L_{1}+L_{2})}}{2\lambda^{2}e^{\lambda(L_{1}+L_{2})}} \qquad (16)$$

$$b_{1} = v_{bi} + \frac{\phi_{g1}}{\lambda^{2}} - a_{1}$$
(17)

$$a_{2} = \frac{v_{bi}\lambda^{2} + v_{ds}\lambda^{2} + \phi_{g2} - \lambda^{2}b_{2}e^{-\lambda(L_{1}+L_{2})}}{\lambda^{2}e^{\lambda(L_{1}+L_{2})}}$$
(18)

$$b_{2} = \frac{2\phi_{g2}e^{\lambda(L_{1}+L_{2})} - 2\phi_{g1}e^{\lambda(L_{1}+L_{2})} + 4\lambda^{3}v_{bi}e^{\lambda L_{2}} + 4\lambda\phi_{g1}e^{\lambda L_{2}} - 4\lambda^{3}v_{bi}e^{-\lambda L_{1}} - 4\lambda^{3}v_{ds}e^{-\lambda L_{1}}}{4\lambda^{3}e^{-\lambda L_{1}}2\sinh\lambda(L_{1}+L_{2})}$$
(19)

III. RESULT AND DISCUSSION

The analytical modelling of surface potential in junctionless dual material surrounding gate MOSFET is plotted for various parameter and it is compared with the central potential of the JLDMSG MOSFET[11]. The surface potential is defined as the electrostatic potential energy of surface confined charges between source and drain. Central potential is examined by considering a threshold at the middle of the channel region. Thus the surface potential plot is compared with the central potential and analysed its performance. The surface potential of a Junctionless dual material surrounding gate MOSFET is shown in Fig .2.

From Fig.2 It is clear that surface potential of JLDMSG MOSFET increases as the channel length increases. In Copyright to IJIRSET

www.ijirset.com

this modelling, the length of the first metal L_1 is 30nm and the length of the second metal L_2 is 30nm. Thus the surface potential response has a step up at 30nm and then it gradually increases as the channel length increases. This infers that the SCE is reduced and the gate material at the drain side acts like a screening gate.



Fig 2.Surface potential versus channel length for



JLDMSG MOSFET

Fig.3 Comparison of the central potential and surface potential in JLDMSG MOSFET for different channel length

In Fig.3 The central potential method is compared with the surface potential of the proposed method for different channel length. The maximum potential at surface of the source and drain is 3v and the central potential is only approximately 1v. From this graph it is obvious that the surface potential is better compared to the central potential that is obtained by considering a virtual cathode at the middle of the channel.



Fig .4 Surface potential of JLDMSG MOSFET versus channel length for different vds



Fig.5 Comparision of the central potential and surface potential in JLDMSG MOSFET for different vds value

In this graph the total length of the channel is considered as 40nm. The potential changes are observed at every 10nm. Hence the proposed method shows better performance than the existing method.

IV.CONCLUSION

The Junctionless dual material Surrounding Gate (JLDMSG) MOSFETs show higher performance compared to Junction MOSFETs. The result compares the surface potential of the proposed method with the central potential method of the JLDMSG MOSFET. It is clear from the graph that surface potential of the proposed method is higher than the central potential method. It proves that there is a reduction in SCEs and DIBL and it is more advantageous than other devices especially Junction based devices.

REFERENCES

- Chi-Woo Lee, Aryan Afzalian, Nima Dehdashti Akhavan, Ran Yan, Isabelle Ferain, "Junctionless multigate field-effect transistor," *Appl. Phys. Lett.* vol.94,2009.
- [2] Te-Kuang Chiang, "A New Quasi 2-D Threshold Voltage Model For Short-Channel Junctionless Cylindrical Surrounding Gate (JLCSG) MOSFETs,"*IEEE Trans.Electron Devices*, vol.59, no.11, nov.2012.
- [3] Zhuojun Chen, Yongguang Xiao, Minghua Tang, Ying Xiong, Jianqiang Huang, Jiancheng Li. Xiaochen Gu, and Yichun Zhou, "Surface-potential-based drain current model for longchannel junctionless double-gate mosfets," *IEEE Trans.Electron Devices*, vol.59, no.12, dec 2012.
- [4] Juan P. Duarte, Sung-Jin Choi, Dong-Il Moon, and Yang-Kyu Choi, "Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors,"*IEEE Trans.Electron Devices*, vol.32,no.6,june 2011.
- [5] Juan Pablo Duarte, Sung-Jin Choi, and Yang-Kyu Choi, "A Full-Range Drain Current Model for Double-Gate Junctionless Transistors," *IEEE Trans.Electron Devices*, vol.58,no.12,dec 2011.
- [6] Chi-Woo Lee, Adrien Borne, Isabelle Ferain, Aryan Afzalian, Member, IEEE, Ran Yan, Nima Dehdashti Akhavan,Pedram Razavi, and Jean-Pierre Colinge, Fellow, IEEE, "High-Temperature Performance of Silicon Junctionless MOSFETs," *IEEE Trans.Electron Devices*, vol.57,no.3,mar 2010.
- [7] Yuan Taur, Han-Ping Chen, Wei Wang, Shih-Hsien Lo, and Clement Wann, "On–Off Charge–Voltage Characteristics and Dopant Number Fluctuation Effects in Junctionless Double-Gate MOSFETs," *IEEE Trans.Electron Devices*, vol.59,no.3,mar 2012.
- [8] Twinkal Solankia, Nilesh Parmar, "A Review paper: A Comprehensive study of Junctionless transistor," National Conference on Recent Trends in Engineering & Technology, may 2011.

Copyright to IJIRSET

www.ijirset.com

[9] Jean-Pierre Colinge, Chi-Woo Lee, Isabelle Ferain, Nima Dehdashti Akhavan, RanYan, "Reduced electric field in junctionless transistors," *Appl.Phys.Lett.* vol.96,2010.

- [10] T. K. Chiang, M. L. Chen, and H. K. Wang, "A New Twodimensional Model for Dual Material Surrounding-Gate (DMSG) MOSFET's,"*IEEE conference,Electron devices and Solid State Circuits*, dec 2007.
- [11] Li cong, Zhuang Yi-Qi, Zhang Li and Jin Gang, "Quasi two dimensional threshold voltage model for junctionless cylindrical surrounding gate metal-oxide-semiconductor field-effect transistor with dual-material gate", *School of microelectronics*, dec 2013.