

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

FPGA Implementation of A Pipelined MIPS Soft Core Processor

Lakshmi S.S¹, Chandrasekhar N.S²

P.G. Student, Department of Electronics and Communication Engineering, DBIT, Bangalore, India¹

Assistant Professor, Department of Electronics and Communication Engineering, DBIT, Bangalore, India²

ABSTRACT: -A soft-core processor is a model of hardware description language (HDL) of a specific processor (CPU) that can be customized for a given application and synthesized for an ASIC or FPGA target. Usually they contain embedded processors that are often in the form of soft-core processors that execute software code. This paper presents a FPGA implementation & verification of a pipelined MIPS 32-bit (microprocessor without interlocked pipeline stages) processor. In this technique soft- core does not requires any reloading or reimplementation of processor after the modification of MIPS code. The design consists of four major blocks: APB, UART, MIPS logic and software tool. The software tool sets the content of the instruction memory space of the processor without having to go through the FPGA implementation process. Soft-core processors are becoming popular solution to support application specific customization. the technique is being demonstrated by writing assembly code for an up/down counter using PERL script. The design architecture is coded using Verilog and realized in Spartan-6 FPGA using Xilinx ISE 14.2.based on the FPGA implementation results, the speed and performance of CPU can be increased.

KEY WORDS - FPGA, MIPS, APB, UART, PERL

I.INTRODUCTION

A soft-core processor has many advantages compared to hard core processors in many applications like platform independence, reduced cost, low power consumption, flexibility and many more. A major aspect of the MIPS design was to fit every sub-phase, including cache-access, of all instructions into one cycle, thereby removing any needs for interlocking, and permitting a single cycle throughput. The MIPS design was very much a typical RISC design. To save bits in the instruction word, RISC designs reduce the number of instructions to encode.

Due to its low complexity and easily extendable instruction set, it is easy to customize for special purposes and therefore it is ideal for implementation of specific applications. There are two approaches to implementing such a processor, the first approach being custom VLSI. This approach is a very expensive once-off approach.

The alternative approach is reconfigurable hardware by FPGA (Field Programmable Gate modified, which allows debugging and modification even once deployed. However, the run time loading for CPU on FPGA and its hardware realization using FPGA has not been reported in the literature.

The objective of this project is to propose a novel technique of run-time loading of machine code for MIPS-32 softcore processor on FPGA. In this technique, it sends the machine code to the instruction memory of the soft-core from the software tool through UART. The software tool is built using PERL (Program Extract and Report Language) script programming language. The user has to use the software tool to write MIPS assembly code, debug the code, generate the machine code and send it to the FPGA.

II. RELATED WORK

In the paper "FPGA implementation and functional verification of pipelined MIPS processor" by authors Balaji Valli, Uday Kumar and Vijay Bhaskar, proposed the design of a pipelined MIPS processor using VHDL (Very High speed integrated circuit Hardware Description Language). In this implementation only the MIPS instruction format, instruction data path and decoder modules are analyzed. Instruction Fetch (IF) module is designed based on RISC CPU instructions, whose function is to fetch instructions by having synchronization with the control module and the arithmetic module, will check the validity of instruction module. Pipeline registers are placed into their respective VHDL module which generates the input to the particular pipelined register to implement the pipelined MIPS processor.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

When the particular instruction moves to the instruction decode stage it will extract the saved value from the registers. The design used in this technique is top-down method and implemented by using VHDL.


With reference to the paper "Soft core processors for embedded systems" by authors Jason G. Tong, Ian D.L. Anderson and Mohammed A.S. Khalid, described about the usage of soft core processors. Soft core processors can be customized for a given application as it has got more pros compared to hard core processors and also it can be synthesized on FPGA or ASIC. An embedded system contains embedded processors that are usually a soft core processor. The hardware platform of the embedded system consists of microprocessor, on-board memory, an output display and an input device to load the data and software. Many embedded system developers are facing time- to- market deadlines as it is very complicated to achieve smaller area with higher performance and lesser power consumption. Soft core processor holds many advantages like it is technology independent and can be synthesized to any target and therefore immune to become obsolete when compared with logic level description of a processor.

In the paper "MiniMIPS: An 8-bit MIPS in an FPGA for educational purpose" from the author Cezer Ortega- Sanchez from Curtin university, introduces an 8-bit implementation of MIPS single cycle architecture for education purpose. The user interface consists of only DIP switches, push buttons, LED's and 7-segment displays. Program for the MiniMIPS must be written in assembly language, an editor and simulation tool was developed to support students in writing and verifying there programs. In MiniMIPS the original architecture was modified to make use of all the available peripherals. MiniMIPS has 8 registers and therefore 3 bits are sufficient to encode register operands and destination.

By considering the paper "Design and implementation of a 32-bit RISC processor on Xilinx FPGA" by authors Wael M Elmedany, Khalid A AlKooheji, has described about the technique called pipelining, which allows each instruction to be processed in specified number of stages. Pipelining technique allows parallel execution of instructions at various stages of pipelining. This type of processor finds its application in embedded controlled devices. This Harvard type of architecture can be used with two different memory spaces, a single dual port memory space and with separate data and instruction caches. RISC processors always use simple instructions and helps in fastest possible execution in one clock cycle.

III. SYSTEM AND DESIGN

The system is divided into four major blocks: a software tool, an APB (Advanced Peripheral Bus) protocol, UART interface, and a microprocessor (MIPS 32-bit). This section each block will be discussed in detail. Fig. 1 illustrates the proposed system of the paper.





(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

Software tool: PERL is a family of high-level, general-purpose, interpreted, dynamic programming languages. The Perl languages borrow features from other programming languages including C, shell scripting. They provide powerful text processing facilities without the arbitrary data-length limits of many contemporary UNIX command line tools, facilitating easy manipulation of text files. Perl 5 is used for graphics programming, system programming and many other applications. In this paper PERL script language is used to generate Opcode for the MIPS processor.

APB protocol: The APB is part of the AMBA 3 protocol family. It provides a low-cost interface that is optimized for minimal power consumption and reduced interface complexity. The APB interfaces to any peripherals that are low-bandwidth and do not require the high performance of a pipelined bus interface. The APB has unpipelined protocol. All signal transitions are only related to the rising edge of the clock to enable the integration of APB peripherals easily into any design flow. Every transfer takes at least two cycles.

The protocol ensures that the following remain unchanged for the additional cycles:

- 1. address, PADDR
- 2. write signal, PWRITE
- 3. Select signal, PSEL
- 4. enable signal, PENABLE
- Operating states of APB protocol:

The state machine operates through the following states:

IDLE This is the default state of the APB.

SETUP When a transfer is required the bus moves into the SETUP state, where the appropriate select signal, PSELx, is asserted. The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock.

ACCESS The enable signal, PENABLE, is asserted in the ACCESS state.




Fig. 2 operational activity of APB

If PREADY is held LOW by the slave then the peripheral bus remains in the ACCESS state. If PREADY is driven HIGH by the slave then the ACCESS state is exited and the bus returns to the IDLE state.

UART interface: A UART is usually an individual or integrated circuit used for serial communications over a computer or peripheral device serial port. UARTs are now commonly included in microcontrollers. The Universal Asynchronous Receiver/Transmitter (UART) takes bytes of data and transmits the individual bits in a sequential fashion. At the destination, a second UART re-assembles the bits into complete bytes. Each UART contains a shift register, which is the fundamental method of conversion between serial and parallel forms. Serial transmission of digital information (bits) through a single wire or other medium is less costly than parallel transmission through multiple wires.

The UART usually does not directly generate or receive the external signals used between different items of equipment. Separate interface devices are used to convert the logic level signals of the UART to and from the external signalling levels. External signals may be of many different forms. In this technique APB protocol is used for interfacing.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

IV.MIPS ARCHITECTURE

The MIPS RISC processor presented in this paper consists of three components as shown in the fig.3. There mainly three components are:

Controller

Data path

RAM

Control unit allows each state to run at one clock cycle. The first state is the reset state followed by instruction fetching state and decoding state. The decoding state will also select the next state depending on the instruction, since every instruction has its own states. The control unit will jump to the correct state based on the instruction given. After all states of running instruction are finished, the last instruction will return to fetch state which will allow processing the next instruction in the program.

Data path model consists of the units necessary to perform all the operations on the data selected by the control unit. The model includes Register File, Arithmetic/Logic Unit, Memory Interface and Branching unit.

The ALU design consists of two input ports and one output port which mainly performs operations on two operands. It has a design similar to the control unit which selects an operation based on a code given by the ALUCL.




Fig. 3 Block diagram of MIPS RISC Processor

The Memory interface is designing to accommodate simple load/store operations with the 16x32 memory. The effective address is calculated by adding the content of the address register and the immediate data. The Branch unit calculates a given condition by the control unit and raises a branch flag whether the condition is met or not, and if the flag is raised, it sends the branch address back to the control unit in order to replace the program counter. The Control lines coming from the control unit operate all the units in the Data path.




Fig. 4 Implementation of MIPS



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014

MIPS (Microprocessor without Interlocked Pipeline Stages) intends to simplify processor design by eliminates hardware interlocks between 5 pipeline stages. Pipelining is the continuous overlapped movement of instruction to the processor. Result is an increase in the number of instruction that can be performed in a given time period. Processor is said to be fully pipelined if it can fetch the instruction on every cycle.

Stages of pipeline are: IF, ID, EX, MEM, WB.

Instruction Fetch (IF): To fetch the next instruction

Instruction Decode (ID): Decode the instruction and get the registers from the register file.

Execution (Ex): To perform the operation.

Memory Access (MEM): Perform the memory access and update the program counter.


Write Back (WB): write the results back to the files after completion of execution.

Single Cycle per instruction make logic and clock cycles usage simple. Uniform instruction format using a single word with the opcode in the same bit positions in every instruction demands less decoding. Simple addressing modes with complex addressing performed via sequences of arithmetic and/or load-store operations. Better performance compared to CISC.

V. EXPERIMENTAL RESULTS

By making use of software tools like ModelSim version 10.3, PERL scripting language and Xilinx version 14.3, it was possible to do analysis of the sub modules like RAM, APB, Fetch unit, Decode unit, Execution unit and also the top module i.e., MIPS processor module.

RAM module: Some of the internal signals of RAM are Address, Data_out, Read, Ready, Clock, Reset. Program memory made it rewritable in runtime, so bipartite the RAM (Random Access Memory) into nearly two equal sections. One section is for instruction memory and the other one is used as data memory approximately 2KB each. When WE (Write enable) =1, Write the data in to RAM. When WE (Write enable) =0, Read the data from the RAM.



(a) simulation result of RAM module


(b) simulation result of APB protocol

APB protocol: PSEL is high at the first pos edge of the clock. PENABLE should be high at the next pos edge of the clock. If it violates this condition it is called as protocol violation. Whenever the PREADY is high in the next cycle data will be available.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014



(c) Simulation result of Fetch unit

Clk, Reset: Global signals. Valid fetch: It will fetch the valid instruction from the ram module through APB. Decoder fetch: Decoder sends this signal to fetch unit to send next fetched instruction. Flush: It will flush the entire module when jump or call instruction comes. Fetched Instruction: It will fetch the instruction (data and address) from the RAM.

•	1 . 1										
	Msgs										
/DecodeUnitTB/TClk	1'h0										
/DecodeUnitTB/TReset	1'h1		1241		10000						
/DecodeUnitTB/Waiting_For_Decoder	1'h0										
/DecodeUnitTB/Flush	1'h0										
/DecodeUnitTB/ExecutionDone	1'h0										
/DecodeUnitTB/InstructionForDecode	16'h0530	(16'h0000	<u>)16'h0008</u>	<u>(16'h0010</u>	(16'h001						
/DecodeUnitTB/NextInstructionForDecode	16'h0538		(16'hD010	(16'h0018)(16'h0						
/DecodeUnitTB/DecoderFetch	1'h1										
/DecodeUnitTB/Waiting_For_Executor	1'h1										
locodeUnitTB/ControlSignals	25'h0000000	25'h0000000			ا تحصی ا						

(d) Simulation result of decode unit


Here transfer the instruction from instruction register to decode unit. In this unit the fetched instruction is decoded by the processor. It will get the operands and opcode given in the instruction.

Clk, Reset: Global signals. Waiting for decoder: when this signal is high, indicates that the fetch module is waiting for decoder to decode next instruction. Flush: It will flush the entire module when jump or call instruction. Instruction for decoder: Fetch unit sends 32-bit instruction to the decoder module. Execution done: After execution completes, execution module sends this signal to the decoder unit.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014



(e) Simulation result of Execution unit

Clk, Reset: Global signals. Waiting for execution: After completion of decoding it will wait for next execution. Control signals: It controls all instruction like opcode, fetch, program counter etc. Data memory request: Requesting for the data memory to store the data. Data memory operation: This stores required data in the data memory. Data memory address: This stores required address in the data memory.


	Maga														_		
🍐 /FetchUnitTB/Instance/TClk	1h1																ſ
🥼 /FetchUnitTB/Instance/TReset	1110	٩															
🍐 /FetchUnit18/Instance/ValidFetch	1700																
🅼 // etchUnit/18/Instance/Decoder/ etch	1700										I.						
👍 /FetchUnitTB/Instance/Flush	1140																
🥠 /FetchUnitTB/Instance/Fetchedinst	167:0001	16h00	1	(16	. (16hp	01	(15)	1610002		[16(16	h0003				15 (16)	0004	
/FetchUnitTB/Instance/UpdatedPC	16hxxxx																
🖕 /FetchUnitTB/Instance/Fetchinstru	1h0	1	5														
👙 /FetchUnitTB/Instance/WaitingFor	1h0	ų															
👆 /FetchUnitTB/Instance/PC	16h0000	161107	16 10001		(tón)	02	X	1610003				libh	004				
🐴 /FetchUnitTB/Instance/InstructionF	1670000	16100	0	(t6' .	<u>(16n</u> 0	01					1 (16	H0002					
🐓 // etchUnit16/Instance/Prev// etch1	150	1			١												
🗳 /FetchUnitTB/Instance/Instruction8	1%0																
🔸 /FetchUnitTB/Instance/NextInstruc	161	-	1														
🔸 /FetchUnitTB/Instance/InstructionL	1140	٦															
🔹 /FetchUnitTB/Instance/NextInstruc	151	-															
🖕 /FetchUnitTB/Instance/PrevWaiting	th0	1															
🤙 /FetchUnitTB/Instance/CurrentPC	16,0000	16100	o (tehto	11		16-0002		(6/10003				(1610	004			
👍 /FetchUnitTB/Instance/NextPC	16/10001	16 100	1 (tento	22		1610003		1	6h004				(16h)	005			
👌 /FetchUnitTB/Instance/Instruction8	1610000	16100	0)	16H0002				[16h	003				
🛷 //etchUnit113/Instance/NextBufferI	167xxxxx		16760000				(167100	02			(16	H0003					
of FetchUnitTB/Instance/CurrentState	2110	21x0	[2h1		(Zh2	12h1		zhz (z	hi	(21)	2		(7h1		(7h)	2	
👍 /FetchUnitTB/Instance/NextState	21+0	2h0	12h1	(2h2	(Zh1		(7h2)	7h1		(7h2		[2h1		1	h2		
👍 /FetchUnitTB/Instance/InstructionF	16110000	16h00	0		(16%)	101					(16	h0002					
🔸 /FetchUnitTB/Instance/NextInstruc	163/0000	16h00	0	(16	. (15%0	01					1 (16	h0002					
- FetchUnitTB/Instance/CalculatedPC	1610001	16h00	1 (16/100	12		16-0003		1	6 ¹ 10004				(16%)	005			

(f) Simulation result of processor



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 6, June 2014



(g) Top level synthesis result of MIPS processor

VI. CONCLUSION

In this paper, we have presented runtime loading of 32- bits MIPS soft core processor and UART. This processor is designed using HDL and it uses complete architecture of the MIPS processor and verified using simulation. The implementation results in less FPGA resource utilization and reduces area consumption when it is dumped on FPGA Spartan-3/Spartan-6 kit. Since it consumes less area in FPGA resource, we can utilize rest of FPGA resources to implement other parallel processors on the same device. The implementation is done using Up/Down counter assembly code as an example in GUI program to verify the microprocessor working and also focused on different optimization techniques such as pipelining in order to obtain high performance considering the parameters like speed, area and power.

REFERENCES

- Jason G. Tong, Ian D. L. Anderson and Mohammed A. S. Khalid, "Soft-Core Processors for Embedded Systems" 18th International Conference on Microelectronics (ICM) 2006
- [2] Ortega-Sanchez C., " MiniMIPS: An 8-Bit MIPS in an FPGA for Educational Purposes," in Proc. of International Conference on Reconfigurable Computing and FPGAs, pp. 152-157, 2011.
- [3] Wael M ElMedany, Khalid A AlKooheji "Design and Implementation of a 32bit RISC Processor on Xilinx FPGA", in proc.of advanced research in computers, 2011.
- [4] V.N.Sireesha, D.Hari Hara Santosh, "FPGA Implementation of A MIPS RISC Processor" Int.J.Computer Technology & Applications, Vol 3 (3), 1251-1253, MAY-JUNE 2012.
- [5] Galani Tina, R.D.Daruwala "Performance Improvement of MIPS Architecture by Adding New Features" International Journal of Advanced Research in Computer Science and Software Engineering 3(2), February - 2013, pp. 1-6.
- [6] Prashant D Bhirange, V. G. Nasre, M. A. Gaikwad3, "Processor Realization for Application of Convolution" International Journal of Engineering Research and Development, Volume 2, Issue 6 (August 2012), PP. 51-55
- [7] Rupali S. Balpande, Rashmi S. Keote "Design of FPGA Based Instruction Fetch & Decode Module of 32-Bit RISC (MIPS) Processor", in Proc. of International Conference on Communication and Network Technologies, Pp 409-413, 2011.
- [8] Mazen Bahaidarah, Hesham Al-Obaisi "A Novel Technique for Run-Time Loading for MIPS SoftCore Processor"Saudi International Electronics, Communications and Photonics Conference (SIECPC) 2013. detection," in Proc. of IEEE Region 10 Conference, Vol. 1, pp. 36-39, 2004.