

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

Design of Stream Cipher for Encryption of Data Using Cellular Automata

Divyashree N P¹, Sowmya K S²

P.G. Student, Department of Electronics and communication, Don Bosco Institute of Technology, Bangalore, India¹

Associate Professor, Department of Electronics and communication, Don Bosco Institute of Technology, Bangalore,

India²

ABSTRACT: Pseudo-random number generators (PRNGs) are a key component of stream ciphers used for encryption purposes. While Non linear Feedback Shift Registers (NFSRs) combined with cellular automata has been utilized for PRNGs, the use of cellular automata (CA) is another viable option. This paper explores the combination of NFSRs and CA as the key components of an efficient stream cipher design for implementation on Field Programmable Gate Arrays (FPGAs). The proposed stream cipher design builds upon a recent published design known as A2U2, which uses the principles of stream cipher and approaches from block cipher design. Comparisons with the A2U2 design indicate that the use of CA have the potential to improve the quality of the random numbers generated and hence increase the security of the cipher.

KEYWORDS: Cellular Automata, Linear/Non-linear feedback shift register, Stream cipher, Pseudo random number generator.

I. INTRODUCTION

Stream-ciphers represent an important class of encryption hardware that target applications with tight constraints on logic gates and memory or where high-throughput is necessary. For example, RFID tags are being used in a wide range of applications, many requiring secure transmission of identifying information and other data. Due to the tight limits on power and hardware resources, steam ciphers are attracting interest over the more complex block cipher designs for implementation in RFID tags[1]. The stream ciphers process data one bit at a time. The bit size of the stream cipher is typically one bit or byte. The key size is longer or equal to the memory size. The stream ciphers are symmetric. A key challenge in the design of a good stream cipher is to balance an efficient hardware implementation while making it difficult for an adversary to decrypt the transmitted data. The main component of the stream cipher is the key stream generator, which can be viewed as a pseudo-random number generator (PRNG).

Important metrics for the performance of the PRNG's are speed, area and power dissipation, while producing high quality random numbers. A linear feedback shift register (LFSR), which is implemented from cascade of flip flops and a few XOR gates typically forms the core of the PRNG. In addition, non linear feedback shift registers (NFSG's) must be included in a key stream generator design to remove the linearity in the encrypted cipher text, making it more difficult for an adversary to discover the secret key. The impact of adding cellular automata (CA) to the key stream generator is considered. The implementation of CA is relatively straightforward using FPGA's due to their nearest interconnectivity and regularity in their physical layout which has allowed FPGA technology to implement more complex designs that were formerly the exclusive domain of ASIC designs. This project is focused on the implementation of an efficient stream cipher using FPGA technology as a proof of concept, this technology is easily transferable to VLSI technology. The stream is based on A2U2 stream cipher. The A2U2 stream cipher is a hardware based stream cipher proposed for extremely resource limited devices such as RFID tags. The importance of such ciphers are further highlighted by novel manufacturing technologies, such as printed ink to develop extremely low cost RFID tags.

The main objective of this paper is to generate a good quality random number using the concept of cellular automata for the resource limited devices and provide the security to this hardware devices. It also serves to improve the resistance of cipher from various forms of cryptanalysis such as correlation attack and algebraic attacks[6]. The use of non-linear feedback shift register (NFSR) and cellular automata (CA) as a pseudo random number generator (PRNG) makes the cipher to be encrypted randomly and makes the adversary difficult to decrypt the information or data.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

This paper is organised as follows: Section II describes the background and the previous work carried out. Section III includes the proposed design. Section III has the block diagram which is used in the design of the stream cipher using cellular automata. Section IV includes the research method carried out for the proposed design and the simulation results and Section V has the conclusion and future work.

II. BACKGROUND AND PREVIOUS WORK

The A2U2 stream cipher is composed of four distinct building blocks. The four elements include: i) a counter, ii) a combination of two nonlinear registers, iii) an irregular change in the feedback function through a key-bit mixing mechanism, and iv) a filter function. An overview of the cipher design is illustrated in Fig. 1.



Figure 1: A A2U2 stream cipher.

A. The Counter

The counter is a 7-bit Linear Feedback Shift Register (LFSR). Its feedback function is a maximal length polynomial function Fc (whose period is 2⁷-1).

B. The Two Nonlinear Registers

This part of the cipher (as well as the counter) has been freely inspired by the block cipher KATAN, which introduces a new combination of two NFSRs, where the feedback function of each NFSR provides the feedback to the other NFSR.

C. The Irregular Key-bit Mechanism

The third component of A2U2 is a function of key-bit mechanism. It increases the complexity of the cipher and modifies its feedback function, using the securely stored 56-bit private key.

D. The Filter Function

The final building block of A2U2 is the filter function, named the "shrinking filter" in reference to the clock controlled generator design of the Shrinking Generator.

III. PROPOSED METHOD

This section describes the basic concept of stream cipher design and overviews the key components, the linear feedback shift registers (LFSRs) and cellular automata (CA). A review of previous works in stream cipher design is also given. The proposed stream is based upon the A2U2 stream cipher. The A2U2 stream cipher is a hardware-based stream cipher proposed for extremely resource limited devices such as RFID tags [1]. The KATAN [2] and A2U2 [1] cipher utilize a pair of nonlinear feedback shift registers (NFSRs) in the main part of their design. The use of an NFSR instead of an LFSR improves the resistance of the cipher from various forms of cryptanalysis, such as correlation attacks and algebraic attacks [6]. As noted by Hortensius *et al.* the quality of the random number sequence generated by a cellular automata-based register is better than that of an LFSR [3]. The proposed stream cipher combines the A2U2's design principle with the cellular automata implementation.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

It consists of a 17 bit non-linear feedback shift register NFSR as the A2U2 stream cipher but replaces the shorter-length NFSR of the A2U2 with a 9 bit maximal length cellular automata as depicted in Figure 2.

The proposed stream cipher is composed of five different blocks. The five blocks are: i) a counter, ii) a 17 bit long nonlinear feedback shift register iii) a 9 bit long cellular automata iv) a key bit mixing mechanism and v) a filter function, which does the function of a simple multiplexer. The overview of the proposed stream cipher is shown in Figure 2



Figure 2: Overview of the stream cipher architecture.

The proposed stream cipher uses the LFSR-based counter (see Figure 3) as in the A2U2 stream cipher because it has already been optimized to reduce the number of gates.



Figure 3: Counter used in proposed stream cipher.

The feedback function of the counter is defined as:

$$C_f = C[6] \oplus C[3]$$

$$B_{t} = N[16] \oplus \overline{(N[14] \cdot N[13])} \oplus N[11] \oplus \overline{(N[9] \cdot C[6])}$$
$$\oplus \overline{(N[6] \cdot N[5] \cdot N[4])} \oplus \overline{(N[3] \cdot N[1])}$$
$$A_{t} = CA[3] \oplus K_{1}$$

where C[i], N[i], CA[i] and K_i represent the ith counter bit, ith NFSR bit, ith CA bit, and the key bit generated by the keybit mechanism, respectively.



Figure 4: NFSR and the CA combination.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

An important part of the proposed stream cipher design is the CA implementation. A cellular automata with binary state values can be viewed as an array of cells where each cell can assume either the value 0 or 1. The CA will evolve in discrete time steps, where the next state of each cell interacts with their immediate neighbours based upon a local rule. A general configuration of a one dimensional CA with binary state values and a neighbourhood consisting of the cell's own state and those of its immediate neighbours is shown in Figure 4. In a one dimensional CA, there can be a total of eight distinct neighbourhood configurations with a total number of 256 distinct mappings from all the neighbourhoods to the next state. Each mapping is defined as a rule of the CA. A pictorial representation of Rule 90 [7] is illustrated in Figure 5, where the top row represents the eight possible states for a three-cell neighbourhood and the bottom row represents the next state for the cell of interest.



Figure 5: A one dimensional nearest-neighbour CA.

|--|

Figure 6: Representation of rule '90.'

The other component of the proposed stream cipher is the key-bit mixing mechanism. The key-bit mechanism as shown in Figure 7, increases the complexity of the stream cipher making it harder to crypto-analyse.

The output bit K1 is XORed with the CA bit 4 and provides the feedback to the NFSR. The key is generated using the same process as the A2U2 stream cipher. As illustrated in the Figure 7, at every round, five bits of the key are loaded into a buffer. Finally, these bits are combined with three bits of the counter and one bit of the NFSR as shown below:

$$K_{1} = \left(\overline{MUX_{C[5]}(B[0], B[1]) \cdot MUX_{C[1]}(B[4], N[1])}\right) \oplus MUX_{C[3]}(B[2], B[3])$$

The block diagram of the key-bit mechanism is shown in the below



Figure 7: Key-bit mechanism

The last component of the proposed stream cipher is the filter function. The filter function ensures that only the part of the input string coming out from the CA-based register will be XORed with the plaintext based on a selector string



ISSN: 2319-8753

International Journal of Innovative Research in Science, Engineering and Technology

(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

provided by the NFSR. The filter function shown in Figure 8 is represented by the following equation, $F[x] = MUX_{N[0]}((CA[0] \oplus C[0]) (CA[0] \oplus P))$

where P represents the plaintext.



Figure 8: Filter function

IV. RESEARCH METHOD AND SIMULATION RESULTS

In the design of stream cipher using the concept of cellular automata as a proof of concern we have taken the voice as the input data. The input voice is taken and through Matlab where the voice is converted into text format for which the separate matlab programs are written and thus the original text is obtained which is taken into the data base of the Xilinx program. Separate programs are written for the each blocks in the design of the stream cipher using verilog language of Xilinx12.2 and the programs are simulated using the modelsim 6.3f simultor. The design flow for the paper is carried out as follows:





(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

The program written is synthesized using the synthesizer in the Xilinx and the resistor transistor logic (RTL) schematic for each block is obtained. The device utilization summary is noted down in each case.

The stream cipher counter is used to minimize the gates utilized in the design and can be easily implemented on the Spartan 3 FPGA. As known from the previous work, that is by using the principle of A2U2 the counter has been optimized to obtain the minimum number of gates and area occupied by it is less and has the better performance and power which is being checked using the simulation results obtained from each block in the proposed design. The results are obtained on the equations given in the above section and with the block operation.

Model	Sim SE PLUS 6.3f			a jan nij	1.00	100								-	-				•
File Edit	t View Compile Simulat	e Add Wave	Tools Layout	Window Help															
		``₽₽₽	X 🖻 🛍 💭	2 M 🗄 🖏	Help	24	1 🕈 🍁	100 n	- 1 1 1	I (†)	2 10	1 m	s ## 😰 🕱	Contains		3			
X4 ÞX	Dh 20														Layout Sim	ulate	-		
+ -	74 ->[
4 4																			
N 19	u] ⊒⊒ B × 3≁ 🥰] "	4949																	
wave ·	- default																		-
	Messages																		
2	/voice_enc_dec_tb/ck	1																	
- X	/voice_enc_dec_tb/en	1																	
-		01010	01010																
- 2	/voice_enc_dec_tb/a	1	Y-242 Y-0-1				676 (non1	-242	1-2-	4	-645	146-7	- EAE		Sec. 7 YEEAE	¥-2-4		1-242	<u>ک ا</u>
• 🏅	/voice_enc_dec_tb/sel	0	10242 (t0C1			R	TST ACUCI	15242	1636	4	C545	306C/	(0945		20007 20545	AC3C*		17242	
		000000000000000000000000000000000000000	100000000000000000000000000000000000000	010000000000000000000000000000000000000	00								8						
2	/voice_enc_dec_tb/load	0																	
-	/voice_enc_dec_tb/next_p /voice_enc_dec_tb/update_r	100000000	00000000											2	-				
- 4	/voice_enc_dec_tb/load_up	0																	
		9aa0	f(0109)a5b9)	7dcd (4556)0c31	b7d8 (516f)3a6:	2 <mark>(ca74)</mark> 5a54)5	5ca (ead4)2bf4	1 eb97 ac16 /e	194 <u>)</u> 3610 (d51	1a (f187	9aa0 (057	9 (a502)762f	(Sc68)2aa0 [e5	79 (b502)dda	c (6be9 (60a6)/7	970 (4310 (0810	bb93 [4f14	(151b)930d (99	933
	/voice_enc_dec_tb/original	c545	[c242]c0c1 k	0c1 [c0c1]c0c1	e0e1 Je0e1 Je0e1	1 c0c1 (c0c1)b	f3f le0c1 le0c:	1.242 (c242)c	242 x242 k3c	4 c3c4	c545 [c54]	5 x 545 x 6c7	[c545];c545 [c5	45 (c545)c54	5 k6c7 k545 k	545 kc545 kc3c4	c3c4 [c3c4	[c242]c242 [c2	242 c.
*	/voice_enc_dec_tb/temp	31007	1 (11000000110	00001	20 120 120	(10)1	1000000	121 121 12	/11000011	121	21 121	Y21 121	121 121 121	111 121 121	121 121 12	0 [110000111	1000 [11000	01001000010 Y21 Y21 Y21	. +
	/voice_enc_dec_tb/fout_i	2	2	50	301 (30 /30		0 (30 /31	. 151 (51)3	11 /21 (21.		51 (51.		(31 (31 (3)		دردردور .	1 jol jol		(51 <u>(</u> 51 <u>(</u> 51	1
	/voice_enc_dec_tb/fout_q	4	4																
		St1																	
- 🔶	/voice_enc_dec_tb/uut/rst	St0																	
2	/voice_enc_dec_tb/uut/en	St1																	
- 2	/voice_enc_dec_tb/uut/a	501010	01010		_			-	-					-	-	-		-	
	/voice_enc_dec_b/uut/voice	110001010100010	1 111 ¥110000	0011000001		31	0 (1100000	110000100100	10010 J110	000011	110001010	0 1000 <u>)</u> 11	1100010101000	0101	111 11100010	101000 ¥1100	001111000	1110000100100	00010
- 🍝	/voice_enc_dec_tb/uut/sel	St0																	
	/voice_enc_dec_tb/uut/enc	9aa0	f(0109)a5b9)	7dcd (4556)0c31	b7d8 (516f)3a6	2 (ca74 (5a54)5	Sca (ead4)2bf=	1 eb97 ac16 e	194)3610 (d51	la (f187	9aa0 (057	9 a502 762f	(5c68)2aa0 e5	79 (b502)dda	c (6be9 (60a6)7	970 4310 0810	bb93 4f14	(151b)930d (99	933 (
0-4	/voice_enc_dec_tb/uut/origi	110001010100010	1 (11,)(11)	11 (11 <u>)</u> 11	11 <u>(</u> 11 <u>)</u> 11	. (11 <u>(</u> 11))	0 <u>(11)</u> 11	. 111 111 (1	.1)11 (11.		11 (11.		(11)11 [11	(11)(11	. [11 (11)1	1]11 (11		(11,)11 (11	1]
-	/voice_enc_dec_tb/uut/init_p	0000000000000000	100000000000000000000000000000000000000	100000000000000000000000000000000000000	00														
	/voice_enc_dec_tb/uut/load	Sto																	
- ?	/voice_enc_dec_tb/uut/next_p	St1																	
-	Now	1533550000 ps	619900000 20	610	00000 pr	6200	00000 pr	6201	00000 cc	or bearing	6202000	000.00	62020	0000 pr	ct	00000 cc	620	500000 cc	in tr
6/6	Cursor 1	620170000 ps	019000000055	619	secou ps	6200	occoo ps	6201	oooso ps	620170	000 ns	ooo ps	62030	cooo ps	62040	noodu ps	620	000000 ps	
and a sub-		1 1																	
4																			

Figure 9: Simulation result of the final output.

The simulation result contains the input voice(original data), the encrypted data which is encrypted on the basis of the design which we have implemented using the concept of cellular automata and the decrypted data (original data).

V. CONCLUSION AND FUTURE WORK

The impact of adding cellular automata in the core of the PRNG (pseudo random number generator) shows that the data is encrypted with a better quality random number and is suitable to implement it on the Spartan 3 FPGA. The use of A2U2 based counter minimizes the number of gates used. Thus with the use of the concept of cellular automata (CA) the data can be secured by various forms of cryptanalysis. Future work includes the use of heterogeneous CA and for the use for various other applications.

REFERENCERS

[1] D. Mathieu, D. Ranasinghe, and T. Larsen, "A2U2: A Strea Cipher for Printed Electronics RFID Tags," *IEEE International Conference on RFID*, 2011.

[2] C. de Canniere, O. Dunkelman, and M. Knezevic, "KATAN & KTANTAN – A Family of Small and Efficient Hardware Oriented Block Ciphers," in Proc. *11th Int. Workshop on Cryptographic Hardware and Embedded Systems-CHES* 2009, Switzerland, *LNCS*, vol. 5747, pp. 272-288.

[3] P. D. Hortensius *et al.*, "Cellular automata-based pseudorandom number generators for built-in self-test, *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, vol. 8, no. 8, pp. 842-859, Aug. 1989.



(An ISO 3297: 2007 Certified Organization)

Vol. 3, Issue 5, May 2014

[4] J. C. Cerda, C. D. Martinez, and J. M. Comer, D. H. K. Hoe, "An Efficient FPGA Random Number Generator using LFSRs and Cellular Automata," *IEEE 44th Southeaster Symposium on System Theory*, March 2012.

[5] G. Marsaglia, DIEHARD, http://stat.fsu.edu/~geo/ diehard.html, 1996.

[6] N. T. Courtois and W. Meier, "Algebraic Attacks on StreamCiphers with Linear Feedback," in Proc. Workshop Theory and Application of Cryptographic Techniques, Advances in Cryptology – EUROCRYPT '03, Warsaw, Poland, May 4-8, 2003, LNCS, vol. 2656, pp. 345-359, 2003.
[7] S. Wolfram, A New Kind of Science, Wolfram Media, Inc., IL, USA, 2002.

[8] R. W. Duren, R. J. Marks II, P. D. Reynolds, and M. L.Trumbo, "Real-Time Neural Network Inversion on the SRC- 6e Reconfigurable Computer," *IEEE Trans. on Neural Networks*, vol. 18, no. 3, May 2007, pp. 889-901.