

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015

Design and Implementation of AMBA based AXI 4 Slave Interface

Mahesh Pai N¹, H Sudha², Lakshmikantha HN³

Final Year M.Tech (VLSI Design & Embedded Systems) Student, Department of E&CE, Bangalore Institute of

Technology, Bangalore, Karnataka, India¹

Associate Professor, Department of E&CE, Bangalore Institute of Technology, Bangalore, Karnataka, India²

Project Manager, Mindtree Ltd, Bangalore, Karnataka, India³

ABSTRACT: The important aspect of a SoC is not only which components or blocks it houses, but also how they interconnect. AMBA is a solution for the blocks to interface with each other. These protocols are today the de facto standard for 32-bit embedded processors because they are well documented and can be used without royalties. The AMBA AXI 4 protocol supports high-performance, high-frequency system designs. It is suitable for high-bandwidth and low-latency designs and provides high-frequency operation without using complex bridges. It provides flexibility in the implementation of interconnect architectures and is backward-compatible with existing AHB and APB interfaces. This Project is aimed at the Design of the AXI4 Slave Interface and implementation using Verilog RTL coding. This slave interface can be used to connect different peripherals into AMBA based processors without using bridge. The developed slave interface can also be used to connect different peripherals like SPI, I2C, UART etc., into non AMBA based processors by developing wrapper around AXI4 slave interface.

KEYWORDS: Advanced Microcontroller Bus Architecture (AMBA), Advanced Extensible Interface (AXI).

I. INTRODUCTION

AXI stands for Advanced Extensible Interface. It is a part of the Advanced Microcontroller Bus Architecture (AMBA) developed by ARM (Advanced RISC Machines) company. It is an On-Chip communication protocol. The AMBA AXI protocol supports high-performance, high-frequency system designs.

The AXI protocol is suitable for high-bandwidth and low-latency designs. It provides high-frequency operation without using complex bridge. It meets the interface requirements of a wide range of components. AXI protocol is suitable for memory controllers with high initial access latency. It provides flexibility in the implementation of interconnect architectures. It is backward-compatible with existing AHB and APB interfaces.

The key features of the AXI protocol are that it has separate address/control and data phases & support for unaligned data transfers, using byte strobes. It utilizes burst-based transactions with only the start address issued. It has separate read and write data channels that provide low-cost Direct Memory Access (DMA). It supports for issuing multiple outstanding addresses. It support for out-of-order transaction completion. It permits easy addition of register stages to provide timing closure.

II. LITERATURE REVIEW

The Advanced Microcontroller Bus Architecture (AMBA) is an open-standard, on-chip interconnect specification for the connection and management of functional blocks in system-on-a-chip (SoC) designs. It facilitates development of multi-processor designs with large numbers of controllers and peripherals. Since its inception, the scope of AMBA has, despite its name, gone far beyond micro controller devices. Today, AMBA is widely used on a range of ASIC and SoC parts including applications processors used in modern portable mobile devices like smartphones.



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015

AMBA was introduced by ARM in 1996. The first AMBA buses were Advanced System Bus (ASB) and Advanced Peripheral Bus (APB) [1&2]. In its second version, AMBA 2, ARM added AMBA High-performance Bus (AHB) that is a single clock-edge protocol [3-5]. In 2003, ARM introduced the third generation, AMBA 3 [6&7], including AXI to reach even higher performance interconnect and the Advanced Trace Bus (ATB) as part of the CoreSight on-chip debug and trace solution. In 2010 the AMBA 4 specifications were introduced starting with AMBA 4 AXI4, then in 2011 extending system wide coherency with AMBA 4 ACE with a re-designed high-speed transport layer and features designed to reduce congestion [8-10].

Advanced microcontroller bus architecture (AMBA) protocol family provides metric-driven verification of protocol compliance, enabling comprehensive testing of interface intellectual property (IP) blocks and system-on-chip (SoC) designs. The AMBA advanced extensible interface 4 (AXI4) update to AMBA AXI3 includes the following: support for burst lengths up to 256 beats, updated write response requirements, removal of locked transactions and AXI4 also includes information on the interoperability of components. AMBA AXI4 protocol system supports 16 masters and 16 slaves interfacing. The design is implemented using Verilog- HDL [11-13].

III. AXI PROTOCOL SPECIFICATIONS

A typical system consists of a number of master and slave devices connected together through the Interconnect. The AXI protocol provides a single interface definition, for the interfaces:

- Between a master and the interconnect
- Between a slave and the interconnect
- Between a master and a slave.




Figure 1: AXI System Topology

The AXI protocol is burst-based and defines the following independent transaction channels: Read Address Channel, Read Data Channel, Write Address Channel, Write Data Channel and the Write Response Channel.

An address channel carries control information that describes the nature of the data to be transferred. The data is transferred between master and slave using either:

A write data channel to transfer data from the master to the slave. In a write transaction, the slave uses the write response channel to signal the completion of the transfer to the master.

A read data channel to transfer data from the slave to the master.

The AXI protocol permits address information to be issued ahead of the actual data transfer. It supports multiple outstanding transactions. It also supports out-of-order completion of transactions.



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015




Figure 2: AXI Channel Architecture

IV. PROPOSED SLAVE ARCHITECTURE

The AXI Slave has been designed and verified using Master-Verification IP. The design for slave has the five bidirectional channels as the Input/ Output. The design is done using the finite state machine approach. The Read/Write controllers are governed by the respective state machines.

The design architecture is as shown in Fig 4-1




Figure 3: AXI Slave Internal Block Diagram

A clear description of the blocks in the above diagram is as stated below.

The AXI Slave consists of:

Write Address Decoder: This block decodes the incoming address from the write address channel sent from master.



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015

Write Control: This block controls the data and the rate at which it is written into the FIFO/DPRAM.
Write Response Control: This block controls the response signals that are sent back to the master.
Read Address Decoder: This block decodes the incoming address from the read address channel sent from the master.
Read Control: This block controls the data and the rate at which it is read from the FIFO/DPRAM.
Protocol Checker: Constantly checks for the controls signals as to whether they're in line with the desired protocol.
Reset: This block allows for asynchronous assertion and synchronous de-assertion of the global reset signal.
Write FSM: This block governs the blocks 1,2& 3. Figure 4-2 shows the main state diagram of the complete write transaction.




Figure 4: Write Transaction State Machine

The write state machine consists of 4 states that include the reset, address wait, data wait and response wait. The reset state is the initial state. The state machine abandons all other functions and reverts to this state if the reset signal is asserted. In the address wait state, the slave awaits the address and control information from the Master for the write transaction. The data wait state follows the address handshake and continues with the data transfer for write. In the response wait state the slave awaits for the last data and then handshake via the response channel and confirms the data transaction with a response signal.




Figure 5: Read Transaction State Machine



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015

The read state machine consists of 3 states that include the reset, address wait and the data wait. The reset state is the initial state. The state machine abandons all other functions and reverts to this state if the reset signal is asserted. In the address wait state, the slave awaits the address and control information from the Master for the read transaction. The data wait state follows the address handshake and continues with the data transfer for the read. The read transaction does not involve a separate channel for response hence it provides a response signal for every data transfer instead of the last data transfer over the read data channel itself.

FIFO/DPRAM: This block depicts the types of memory used for the slave. It consists of an asynchronous FIFO and a dual port RAM.

V. SIMULATION RESULTS

The results consists of simulation waveforms that are obtained during verification of the DUT. The waveforms are used to verify the functionality of the Slave. It is found that the DUT is functional and performs intended behaviour of an AXI 4 Slave of the desired functionality.




Figure 6: Fixed Type Write

The above figure shows the fixed type write operation of the AXI slave. The data is sent to the same address just as loading a FIFO.



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015

	DVE - 1	fopLevel.2 - [Wave.1]	/users/training//D	ocuments/AXI_5	Slave_Verification	on/simv		-	
Eile ⊑dit ⊻iew Si <u>m</u>	ulator Signal Scope Trace								
1042 x1ns	* 17 M	💌 🗢 🛼 🕪 🕨 M	1 <u>1</u> 2 2 0 0					1	
R. R. U. (Q. Q.)	ସ୍ର୍ ଘା ପ୍ରେସ୍ 📃	- III +	(長行初行)	医骨肉的	07 e 1	2 2 2 2	🔁 🥶		
me Vali		. [25] [30]	35	140	195	. 150	. 155 .	60, , ,	
	>9:1								
– ⊫- iARvalid	5:0								
to nAPready	St1								
	11/57	00	57						
s-e- iARaddr(100_		m	0000_0128						
	31/2	0	{	2					
T '	2110	1)						
T	1100			00					
	31-0			0					
B-D-iARreg[3	41h0			0					
⊪-⊪-iARprot[31-0			0					
ie-∎- iARgos[,	41h0 5x0			U					
– p- iARlock – p- Preedy	50								
	50								
	305	00		┥────└		57			
B P oRdata[sbc		~~~		<u>ــــــــــــــــــــــــــــــــــــ</u>	fabc_e				
e o arrana[2110			0					
to oRlast	50								
s-n-w_wr8ur	2110								
s-o-w_rdBur	21:0			0					
-r=w_wr_en	5:0								
	1500			00					
	1101	00		Y		01			
		0000 0000		Ŷ		0000 012	8		
	1100			00					
-o-w_read	S:0								
-n.w_fifo_e	50	200	300 .400	500	1500	200	1800	400 4000	
			1400	and Press to		. l'		····· · · · · · · · · · · · · · · · ·	
Wave.1×									
slave_top.axislave_c	kut.oFresof1:01 21h0			(01) axislave to	n accistave dut o d	inished was un	1 2321516148	1042ns	
		ave 👿 m9501443	📑 (Desktop) 🛛 🍞		DVE - TopL				

Figure 7: Fixed Type Read

The above figure shows the fixed type read operation. The data is received from the same address of the slave just as emptying a FIFO.




Figure 8: Incremental Type Write



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015

The above figure shows the Incremental (INCR) type write operation. The data is sent as a burst with one given starting address. The slave calculates the subsequent transfer address based on the burst length, size and type. The data is stored accordingly in the memory.

R Applications Places System	⊌ ≪ ≝	: 🚨 🛈 🐗	Fri May 22, 3:19 PM	Mahesh.Pain@mindtree.com				
6	DVE - TopLevel.2 - [Wave.1] /users/train	ng//Documents/AXI_Slave_Verificat	ion/simv	_ = ×				
59 Elle Edit ⊻lew Simulator Signal	Scope Trace Window Help			X				
1102 x1ns * 🎇 🚜	💌 🖉 👂 🗭 🖻 💌 🖻	② 〇 🔄 🗇 🎘 * 🕅 * 67 * 55 4	🖅 🔹 🐐 🗛 🖓 Edge	- 1				
	ऽस्त ्र 	LODRRD000000 🔒						
· • • • • • • • •								
Name Value		. 120 130 140						
• IACIK \$10->\$1								
– ⊫-iARvalid St0								
p nAPready St1								
s-⊫-iARid[7:0] 81\57	<u> </u>	57						
	m_m (0000_0128						
a-⊫-iARsize[3h2	0 (2						
e-e-iARburst[2h1		1						
a-a-iARien(7: 81n0)	00 (a						
a-e-iARcach 3h0		0						
a)-a>-iARreg[3 41h0	0							
a-r-iARprot(31-0	0							
B-D- iARgos[41h0	0							
-p-iARlock St0								
-⊳-Preedy St1								
o oRvalid 9:0	00	57						
a - ∞ oRid[7:0] 8h57 a - ∞ oRdata[sbc_e7e4		*940) *817) *9a6) *41b (*db5 (*46a (ada / 4015 / 4174 / 4070	fabc_e7e4				
e-o oRresp[Zh0				Teld_enc4				
p gRiast S0		• • • • • • • • • • • • • • • • • • •						
⊛-n-w_w/8ur 2h1		1						
B-o-w_rdBur 2h1	0 1							
-n.w.wr_en 50								
B-o-w_rdBur 8h0f	00 (Of						
B-rs-w_rcBur., 81110	00 (01 (02) 03) 04) 05)	06) 07) 08) 09 (0a (0b (Oc (Od (Oe (Of	10				
H-0-W_readA100_0164		*136)*140)*144)*148(*146(*150)		0000 0164				
B-rs-w_wr8ur 8h0r		or in the second se						
-o-w_read St0								
		10 .500 .500 .T	20 .020	.900 .1888				
र े जर में जि			ña han liñn han	▶Ø				
端 Wave.1×				** 52				
existeve_top.existeve_dut.oFresp[1:0]	1 2110	accistave top.accistave dut •	finished: yes unit 23215	516146 1102ns 🔐 🕄 🗮 🖉				
👔 m9501443 👔 Documents 📄 AXI_Slave 👿 m9501443 📄 (Desktop) 🔯 (makefile1 🌜 DVE - TopL 🌜 DVE - TopL 🐞 Take Scree								

Figure 9: Incremental Type Read

The above figure shows the Incremental (INCR) type read operation. The data is sent as a burst from the slave to the master with one given starting address. The slave calculates the subsequent transfer address based on the burst length, size and type. The data is sent accordingly from the memory to the master.

VI. CONCLUSION AND FUTURE SCOPE

The AXI 4 slave has been designed and verified using Directed-Test bench methodology. This slave has been interfaced with a Master-VIP for further verification and found to be effective for use. Following the latest AXI specifications, the designed Slave can easily be used to connect different peripherals like SPI, I2C, UART etc., into non AMBA based processors by developing wrapper around AXI4 slave interface.

VII. ACKNOWLEDGMENT

The authors wish to thank Mindtree Limited. This work was supported by a grant from Mindtree Limited.



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 6, June 2015

REFERENCES

- "AMBA Peripheral Bus Controller Data Sheet" Copyright © 1996 Advanced RISC Machines Ltd (ARM). [1]
- [2] Ramagundam, S.; Dept. of Computer Sci., Troy Univ., Montgomery, AL, USA ; Das, S.R. ; Morton, S. ; Biswas, S.N. , "Design and implementation of high-performance master/slave memory controller with microcontroller bus architecture", Instrumentation and Measurement Technology Conference (I2MTC) Proceedings, 2014 IEEE International, 12-15 May 2014.
- "AMBA™ Specification (Rev 2.0)" 13th May 1999-A, First release, Copyright ARM Limited 1999. [3]
- [4] "Soo-Yun Hwang; Dept. of Comput. Eng., ChungNam Nat. Univ., Taejon, South Korea; Kyoung-Sun Jhang "An improved implementation method of AHB Bus Matrix", SOC Conference, 2005. Proceedings. IEEE International, 25-28 Sept. 2005
- Hu Yueli; Key Lab. of Adv. Display & Syst. Application., Shanghai Univ., Shanghai, China ; Yang Ben "Building an AMBA AHB [5] Compliant Memory Controller", Measuring Technology and Mechatronics Automation (ICMTMA), 2011 Third International Conference, 6-7 Jan. 2011.
- "AMBA AXI Specification (AR500-DA-10008)" 16 June, 2003-A, First release, Copyright ARM Limited 2003 [6]
- Paunikar, A.; Sch. of Electron. Eng., VIT Univ., Vellore, India ; Gavankar, R.; Umarikar, N. ; Sivasankaran, K. , "Design and [7] implementation of area efficient, low power AMBA 3-APB Bridge for SoC", Green Computing Communication and Electrical Engineering (ICGCCEE), 2014 International Conference, 6-8 March 2014
- "AMBA AXI 4 and ACE Protocol Specification" 28 October 2011 D Non-Confidential First release of AMBA AXI 4 and ACE Protocol [8] Specification.
- Xu Yang ; Harbin Inst. of Technol., Harbin ; Zhang Qing-li ; Fu Fang-fa ; Yu Ming-yan, "NISAR: An AXI compliant on-chip NI architecture offering transaction reordering processing" ASIC, 2007. ASICON '07. 7th International Conference, 22-25 Oct. 2007. Manjula, R.B. ; Manvi, S.S. ; Kaunds, P. "Data transactions on system-on-chip bus using AXI4 protocol" Recent Advancements in [9]
- [10] Electrical, Electronics and Control Engineering (ICONRAEeCE), 2011 International Conference, 15-17 Dec. 2011.
- "Verilog-A Language Reference Manual Analog Extensions to Verilog HDL", Version 1.0, Open Verilog International August 1, 1996 [11]
- "Verilog-AMS Language Reference Manual", Release 2.3.1, Accellera Systems Initiative , 06-2009 [12]
- "Verilog-AMS Language Reference Manual". Release 2.4, Accellera Systems Initiativ, 06-2014. [13]