

(An ISO 3297: 2007 Certified Organization) Vol. 4, Issue 5, May 2015

# VLSI Implementation and Area Efficient Cordic based Integer DCT Architectures for HEVC

M.Prithivi Raj<sup>1</sup>, G.Suresh Kumar<sup>2</sup>, C.Arunkumar Madhuvappan<sup>3</sup>, S.Selvaraju<sup>4</sup>

P.G. Student, Department of ECE, VMKV Engineering College, Salem, Tamilnadu, India<sup>1</sup>

Assistant Professor, Department of ECE, VMKV Engineering College, Salem, Tamilnadu India<sup>2</sup>

Assistant Professor, Department of ECE, VMKV Engineering College, Salem, Tamilnadu, India<sup>3</sup> Associate Professor, Department of ECE, VMKV Engineering College, Salem, Tamilnadu, India<sup>4</sup>

**ABSTRACT**: In signal progressing domain, recent days there is bottleneck parameter performance like area, latency. To provide area efficient integer Discrete Cosine Transform (DCT) designs for High Efficiency Video Coding (HEVC). So that invoked CORDIC architecture to produce on fly trigonometric output instead of traditional method. In integer DCT have its own style of operation and to calculate twiddle factor of DCT CORDIC architecture actively introduced and make sustainable result in area. The computational complexity has been reduced considerably half as compare to traditional operations. The Experimental result shows that the proposed Dct algorithm has not only reduces the computational complexity. Significantly, it also keeps the better transformation quality of the efficient integer DCT. Therefore, the proposed CORDIC based integer DCT can be used in area efficient and high speed HEVC systems especially in battery-based systems. The design has been verified using Modelsim 6.4se and obtain RTL schematic using Xilinx 13.1 Ise.

**KEYWORDs:** Discrete Cosine Transform (DCT), H.265, High Efficiency Video Coding (HEVC), Integer Discrete Cosine Transform (IDCT), CORDIC algorithm.

### I. INTRODUCTION

The critical normal for HEVC is that it chains DCT of distinctive sizes, for example, 4, 8, 16, and 32. In this way, the equipment building design ought to be sufficiently adaptable for the processing of DCT of any of these diverse lengths. The current outlines for customary DCT based on the constant matrix multiplication (CMM) and multiple constant multiplications (MCM) can give ideal answers for the processing of any of these distinctive lengths; however they are not reusable for any lengths to backing the same throughput transforming of Integer DCT of diverse change lengths. Considering this subject, this have broken down the conceivable usage of whole number DCT for HEVC in the situation of asset prerequisite and reusability and taking into account that, the proposed calculation has been inferred for equipment execution. This work has composed versatile and reusable architectures for 1-D and 2-D whole number DCTs for HEVC that could be reused for any of the endorsed lengths with the same throughput of handling regardless of change size.

Analyzing design with multiplication and its corresponding area results are not good to compare with current architectures. The current design invoking CORDIC based Integer DCT can be good to produce on fly computation of cosine terms instead of predefined stored values in LUT tables; this research has been completed on low power DCT designs. The most popular ways to detect the fast DCT (FDCT) and it can be used for Flow-Graph Algorithm (FGA) for VLSI-implementation.



ISSN(Online): 2319-8753 ISSN (Print): 2347-6710

# International Journal of Innovative Research in Science, Engineering and Technology


(An ISO 3297: 2007 Certified Organization)

### Vol. 4, Issue 5, May 2015


#### II. TRADITIONAL ARCHITECTURE FOR EIGHT POINT INTERGER DCT

The Traditional architecture consists of three adder units. They are input adder unit (IAU), a shift-adder unit (SAU), and output adder unit (OAU). The calculation of t0, 64 and t1, 64 does not devour any rationale since the movement operations could be rewired in equipment. The structure of SAU is indicated given figure. Outputs of the SAU are at last added by the OAU as indicated by STAGE-3 of the calculation

#### A) INPUT ADDER UNIT



**B) SHIFT-ADD UNIT** 



### C) OUTPUT ADDER UNIT




Fig 1.TRADITIONAL ARCHITECTURE FOR EIGHT-POINT INTEGER DCT



(An ISO 3297: 2007 Certified Organization)

#### Vol. 4, Issue 5, May 2015

#### III. PROPOSED METHODOLOGY

The proposed outline has been summoning CORDIC based plan in an Integer DCT. This usage requires just 38 include and 16 movement operations. We have taken the first Integer DCT as the beginning stage for our improvement, on the grounds that the hypothetical lower bound of the quantity of increases needed for the 1-D 8-point DCT. Keeping in mind the end goal to infer the proposed calculation, we first consider the butterfly toward the start of diagram as demonstrated in Figure 2.




Fig 2.SIGNAL FLOW DIAGRAM OF INTEGER DCT WITH CORDIC

The degree butterflies with scaling variables 3pi/8, 1pi/16 and 3pi/16 can likewise be supplanted by CORDIC utilizing  $q = 3 \square / 8$ ,  $1 \square / 16$  and  $3 \square / 16$  separately. Henceforth, this can supplant all butterflies in the Integer DCT to determine the unadulterated CORDIC based Integer DCT. Next, the outline needs to decrease every turn edge and diminish the computational many-sided quality. Initial phase in this configuration is the extraordinary structure of the number DCT, toward the end of the stream chart for the edge q = pi/4. As such, the pi/4 pivot just needs two add operations to do the CORDIC turn. Second in this configuration for a point  $\square = 3 \square / 8$  it can be diminish the quantity of emphases to three furthermore move all repayment ventures to the outline. In spite of the fact that the improved  $3 \square / 8$  revolutions will diminish the nature of the outcomes, the impacts are not clear in featurearrangement streams or picture pressure. Thirdly, when it investigate the point  $\square = \square / 16$ , it can be effortlessly watched that the fancied count of the  $\square / 16$  turn is near to one. In this manner, it can overlook the figuring ventures of the  $\square / 16$  turn. Accordingly, it just wishes two emphases two iterations in the CORDIC computation.

#### IV. PERFORMANCE EVALUATION


The Simulation Model is usually any VLSI design has been verified using simulation software and it is synthesized using implementation software. For a given input 4-point integer DCT has been verified.




(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 5, May 2015

### A) Simulation Result of 8- point Integer DCT





### B) SYNTHESIS RESULT OF 8 – POINT EXISTING INTEGER DCT

The eight point integer DCT unit has been designed with CSA (Carry Select adder) and for multiplication operation left shifter has been used and it could perform multiplication operation where multiplication and addition operations are follows the algorithm, where multiplication have to perform at the same time where it have to do addition operation.Fig.4 Shows synthesis result of 8-point DCT with CSA.




Fig 4. 8-point Existing integer DCT



(An ISO 3297: 2007 Certified Organization)

### Vol. 4, Issue 5, May 2015

### C). SYNTHESIS RESULT OF 8 – POINT INTEGER DCT WITH CORDIC

The eight point integer DCT unit has been designed with CORDIC algorithm, to compute cosine terms in on fly need to compute Integer DCT, where multiplication have to perform at the same time where it have to do addition operation.Fig.5 Shows synthesis result of 8-point DCT with CORDIC.

ISE Project Navigator (O.40d) - E:\New folder\fr\klll\k	all.xise - [dctv]			
File Edit View Project Source Process T	iools Window Layout Help	- 8 ×		
S C X © 0 X 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	» アクタリア区 🔊 吉日 🗉 チギ? 🕨 X 📌 💡			
Design         ↔ □ ∅ 𝔅           Vev: @ ∰ Implementation         ∰ Simulation           If Herarchy         Herarchy           If □ 𝔅 𝔅 𝔅 𝔅         Malence           If □ 𝔅 𝔅 𝔅 𝔅         Malence           If □ 𝔅 𝔅 𝔅 𝔅         Malence           If □ 𝔅 𝔅 𝔅         Malence           If □ 𝔅 𝔅 𝔅         Malence           If □ 𝔅 𝔅         Malence           If □ 𝔅         If 𝔅           If 𝔅 <t< td=""><td>Image: Transmission of the state of the</td><td>^</td></t<>	Image: Transmission of the state of the	^		
No Processes Running	<pre>83 adder8 uu0(x,y,1'b0,p); 84 adder8 uu1(x,(~y+1),1'b0,m);</pre>			
Processes dell Design Utilities Uer Constraints Uer Constraint	<pre>85 endmodule 87 88 module bfly2(x,y,cx,cy,sx,sy); 89 input [7:0]x,y,cx,cy; 90 output [15:0]sx,sy; 91 adder8 uu1((x*cx), (v(*cy),1*b0,sx); 93 adder8 uu2((x*cy), (-((*cx)+1),1*b0,sy); 93 //assign sx=(x*cx)+(y*cy); 95 //assign sx=(x*cy)+(-((y*cx)+1); 96 //assign sx=(x*cy)+(-(y*cx)+1); 96 //assign sx=(x*cy)+(-(y*cx)+1); 96 //assign sx=(x*cy)+(-(y*cx)+1); 96 //assign sx=(x*cy)+(-(y*cx)+1); 97 //assign sx=(x*cy)+(-(y*cx)+1); 98 //assign sx=(x*cy)+(-(y*cx)+1); 99 //assign sx=(x*cy)+(-(y*cx)+1); 99 //assign sy=(x*cy)+(-(y*cx)+1); 99 //assign sy=(x*cy)+(-(y*cx)+1); 90 //assign sy=(x*cy)+(-(y*cy)+1); 90 //assign sy=(x*cy)+(-(y*cy)+1); 90 //assign sy=(x*cy)+(-(y*cy)+1); 90 //assign sy=(x*cy)+(-(y*cy)+1); 90 //assign sy=(x*cy)+(y*cy)+</pre>	-		
Source Libraries	97 endmodule 98	-		
	< <u> </u>	•		
A WORK	🗵 Design Summary (Synthesized) 📧 📄 dct.v			
Console		⇔⊡∂×		
Minimum period: 13.572ns (Maximu Minimum input arrival time befor Maximum output required time aft Maximum combinational path delay	e clock: 4.412ns er clock: 33.396ns			
۲. m		F		
E Console C Errors L Warnings 🕅 Find in Files Results				
📀 🖉 🏮 📜 o		▲ 👔 🐗 🕕 🗊 10:46 PM 4/1/2015		

Fig.5 8-point integer DCT with CORDIC

### TABLE.1 COMPARISON BETWEEN CSA AND CLA OF 4-POINT DCT FOR SPARTAN 3E

Designs	Number of slices	Number of LUT's	Delay (ns)
Existing Integer DCT	120	156	13.702
Integer DCT with CORDIC	78	110	13.52

The comparison results of existing and proposed design of 8-point Integer DCT with CORDIC having better parameter result as compare to CSA with 8-point DCT.

### V. CONCLUSION

In this paper, we propose a low tangling and awesome DCT change in light of the CORDIC computation is shown. The proposed CORDIC based Integer DCT building plan simply have need of 78 cuts rather than 120, number of LUT's are 110 rather than 156 and deferral has been diminished to .2ns so speed has been enhanced in ideal level. The proposed count not simply lessens the computational multifaceted design widely stood out from the first customary



(An ISO 3297: 2007 Certified Organization)

### Vol. 4, Issue 5, May 2015

DCT; it in like manner keeps the considerable quality change result. In this look upon, the proposed DCT figuring is amazingly suitable for low zone and fast sign changing applications, for instance, HEVC.

#### REFERENCES

[1] Wen Hsiung Chen, C. Smith, and S. Fralick, "A Fast Computational Algorithm for the Discrete Cosine Transform," IEEE Trans. Commun., vol. 25, pp. 1004–1009, Sept. 1977.

[2] Zhongde Wang, "Fast Algorithms for the Discrete W Transform and for the Discrete Fourier Transform," IEEE Trans. Acoust., Speech, Signal Processing, vol.32, pp. 803–816, Aug. 1984.

[3] Hyeonuk Jeong, Jinsang Kim, and Won Kyung Cho, "Low-Power Multiplierless DCT Architecture Using Image Correlation," IEEE Trans. Consumer Electron., vol. 50, pp. 262–267, Feb. 2004.

[4] N. Ahmed, T. Natarajan, and K. Rao, "Discrete cosine transform," IEEE Trans. Comput., vol. 100, no. 1, pp. 90–93, Jan. 1974.

[5] W. Cham and Y. Chan, "An order-16 integer cosine transform," IEEE Trans. Signal Process., vol. 39, no. 5, pp. 1205–1208, May 1991.

[6] Y. Chen, S. Oraintara, and T. Nguyen, "Video compression using integer DCT," in Proc. IEEE Int. Conf. Image Process., Sep. 2000, pp. 844–845.

[7] J. Wu and Y. Li, "A new type of integer DCT transform radix and its rapid algorithm," in Proc. Int. Conf. Electric Inform. Control Eng., Apr.2011, pp. 1063–1066.

[8] A. M. Ahmed and D. D. Day, "Comparison between the cosine and Hartley based naturalness preserving transforms for image watermarking and data hiding," in Proc. First Canad. Conf. Comput. Robot Vision, May 2004, pp. 247–251.

[9] M. N. Haggag, M. El-Sharkawy, and G. Fahmy, "Efficient fast multiplication-free integer transformation for the 2-D DCT H.265 standard," in Proc. Int. Conf. Image Process., Sep. 2010, pp. 3769–3772.