

(An ISO 3297: 2007 Certified Organization) Vol. 4, Special Issue 6, May 2015

Implementation of Reduce the Area- Power Efficient Fixed-Point LMS Adaptive Filter with Low Adaptation-Delay

A.Sakthivel¹, A.Lalithakumar², T.Kowsalya³

PG Scholar [VLSI], Muthayammal Engineering College, Rasipuram, Namakkal, Tamilnadu, India¹ Assistant Professor, Muthayammal Engineering College, Rasipuram, Namakkal, Tamilnadu, India² Professor Head, Muthayammal Engineering College, Rasipuram, Namakkal, Tamilnadu, India³

ABSTRACT : In the existing system the high amount of delay, area and power can be used . so we use a novel partial product generator and propose a strategy for optimized balanced pipelining across the time-consuming combinational blocks of the structure. To achieving lower adaptation-delay and area-delay-power efficient implementation. In proposed method we use large processing elements (PEs) for achieving a lower adaptation delay with the critical path of one MAC operation. They have proposed a fine-grained pipelined design to limit the critical path to the maximum of one addition time, which supports high sampling frequency, but involves a lot of area overhead for pipelining and higher power consumption due to large number of pipeline latches. A an efficient adder tree for pipelined inner-product computation to minimize the critical path and silicon area without increasing the number of adaptation delays. so we use a carry select adder in the proposed method to reduce the area and power. The carry select adder is efficient adder and easy to design compare to other design.

KEYWORDS : Adaptive Filter, Least Mean Square Algorithm, Weight Update Block, Adder

I. INTRODUCTION

The Least Mean Square (LMS) adaptive filter is the most popular and most widely used adaptive filter because of its satisfactory convergence performance. The direct-form LMS adaptive filter involves a long critical path due to an inner-product computation to obtain the filter output. The critical path is reduced by pipelined implementation .the conventional LMS algorithm does not support pipelined implementation because of its recursive behavior, It is modified then it called by delayed LMS (DLMS) algorithm which allows pipelined implementation of the filter. A lot of work has been done to implement the DLMS algorithm in systolic architectures to increase the maximum usable frequency but, they involve an adaptation delay of \sim N cycles for filter length N, which is quite high for large order filters. Since the convergence performance degrades considerably for a large adaptation delay has proposed a modified systolic architecture to reduce the adaptation delay.

II.EXISTING METHOD

An efficient architecture for the implementation of a delayed least mean square adaptive filter. We use novel partial product generator to optimized balanced pipelining across the time-consuming combinational blocks of the structure. We also find that the proposed design offers less area, less energy than the best of the existing systolic structures, on average, for filter lengths N = 8. The final outputs of MA units calculated and the desired updated weights to be used as inputs of the error-computation block as well as the weight-update block for the next iteration. The weight-update block generates w n-1-n2, and the weights are delayed by each of n2+1 cycles. However, it should be noted that the delay by 1 cycle is due to the latch , which is included in the delay of the error-computation block, i.e.,n1. Therefore, the delay generated in the weight-update block becomes n2. If the locations of pipeline latches are decided n1 becomes 5,



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Special Issue 6, May 2015

where three latches are in the error-computation block, one latch is after the subtraction and the other latch is before PPG Also, n2 is set to 1 from a latch in the shift-add tree in the weight-update block.

CARRY SELECT ADDER

III.PROPOSED METHOD

A carry-select adder is a way to implement an adder, it is easy to design. In logic element that computes the bit sum of two -bit numbers. The carry-select adder is simple but fast .The carry-select adder consists of two ripple carry adders and a multiplexer. Adding two n-bit numbers with a carry-select adder is done with two adders (therefore two ripple carry adders) in order to perform the calculation twice, The each of the function each of carry being zero and the other assuming one.



Fig 1.Basic building block of carry select adder

BLOCK DIAGRAM OF LMS ADAPTIVE FILTER



Fig 2 :Structure of conventional delayed LMS Adaptive filter



Fig 3:Structure of modified delayed LMS Adaptive filter



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Special Issue 6, May 2015

ERROR COMPUTATION BLOCK

In the error computation block the each of the input are given to the D and the 2-BIT PPG and each of the condition to check the co efficient of each sample of inputs . N number of 2-b partial product generators (PPG) with respect to N num of multipliers and a cluster of L/2 binary adder trees. It should be based on adder tree and shift adder tree.



Fig 4. Structure of error-computation block

STRUCTURE OF PPG

In the PPG L/2 number of 2-to-3 decoders and also the same number of AND/OR cells (AOC).the 2 to 3 decoders to produce the three outputs are b0, b1 and b2.the co efficient value of each w ,2W,3W are fed to the AOC.



Fig 5. Structure of PPG (AOC stands for OR/AND cell



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Special Issue 6, May 2015

WEIGHT-UPDATE BLOCK

The proposed structure for the weight-update block is shown in below. It performs N multiply-accumulate operations of the form $(\mu \times e) \times xi + wi$ to update N filter weights for each condition. Every the MAC units performs the multiplication of the shifted value of error with the delayed input samples xi followed by the additions with the corresponding old weights. All the N multiplications for the MAC operations are performed by N PPGs, followed by N shift-add trees. The PPGs generates L/2 partial products corresponding to the each product of the recently shifted error value $\mu \times e$ with L/2, the number of 2-b digits of the input word xi.



Fig 6.Structure of weight-update block.

IV. EXPERIMENTAL RESULTS AND DISCUSSIONS

OUTPUT OF GATE COUNT:

VARA DE - PANAGEMERANARY	s (net alton)	
File Edit View Project Source	i Process Window Help	08
DAUALA BIRR		
TO DA GRIZE		
	Taxoat Taxiaa , arfalia	
sources for Synthesis Inglementation	Taytar Bachana : fr264	
(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	Taylor Study 1 -1	
a men pedat I	Namer Version : smarran2e SDevision: 1.34 5	
0 sc2/50+76256	Mapped Date : Non Nov 17 11:11:29 2014	
buft-ar (BUFFER1)hd) .		
And Address of the Owner of the	Design Summary	
Sources an Seaschute ()		
() · · · · · · · · · · · · · · · · · · ·	Rumber of errors: 0	
	Rusher of warnings: 0	
incesses .	Logic Otilization:	
Add Featron Science	Number of Slice Flip Flops: B4 out of 1,536 5%	
Casta New Source	Number of 4 input LUTE: 848 out of 1,536 554	
P Van Pasire Conner	Logic Distribution	
So Decim Libling	Ramber DI OCCUPIED SAIDES: 91/1 GUI DE 100 614	
Ceogn comes	Wanter of sales containing only reacts again 41 out of 41 ave	
CHK CONDALE	stand of select contenting metaletic applic. So one of standard losis	
A CAT Manage - VOI	Total Number of 4 input LUTe: 548 out of 1.536 558	
= (C increased mesh	Sumper of honded 108s1 25 out of 178 148	
le () Inrolds	IOB Flip Flops: 8	
○ (20) Nap	Number of SCLEs: 1 out of 4 254	
Map Report	Number of GCLEIOBe: 1 out of 4 25%	
B 🚷 Generate Post Ma		
Re Vienally Place &	Total equivalent gate count for design: 5,884	
E 🖓 Generate Post-Me	Additional JTAS gate count for IOBs: 1,248	
iii 🖓 🖓 Piece & Route	Peak Memory Caope: 164 HB	
A Curren Ramon Ph		
If a		
Constant Processes	🛫 Cesign Summary 📄 Map Report	
and show a second		
10141 TIME: 1 Secs		
Process Managara Br	stullans & South Static Timinal completed successfully	
	and a state of the	
100		
A Console OErora 1	Manings 🙀 Find in Flee	
		Lnw Col
		· · · · · · · · · · · · · · · · · · ·
🔊 é 📋	9 9 0 C 🛪 🖉 🖂	له ۱۱۰ م ک ک ک ا

Fig 7. Output of gate count



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Special Issue 6, May 2015

OUTPUT OF POWER ANALYSIS:



Fig 8. Output of Power Analysis

OUTPUT FOR LMS ADAPTIVE FILTER WITH DELAY



Fig 9. Output With Delay



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Special Issue 6, May 2015

OUPUT OF LMS ADAPTIVE FILTER WITHOUT DELAY



Fig 10.output without delay

MODULE	AREA (By gate counts)	POWER (mW)
Fixed-Point LMS Adaptive Filter With Ripple Carry adder	5995	50
Fixed-Point LMS Adaptive Filter With Carry Select adder	5884	41

Table 1

V. CONCLUSION

We proposed an area-delay-power efficient low adaptation delay architecture for fixed-point implementation of LMS adaptive filter. So We used a novel PPG for efficient implementation of general multiplications and innerproduct computation by common sub expression sharing. We have proposed an efficient addition scheme for innerproduct computation to reduce the adaptation delay significantly in order to achieve faster convergence performance and to reduce the critical path. We proposed a strategy for optimized balanced pipelining across the time-consuming blocks of the structure to reduce the adaptation delay and power consumption.

The proposed structure involved significantly less adaptation delay and provided significant saving of ADP and EDP compared to the existing structures. We proposed a fixed-point implementation of the proposed architecture, and derived the expression for steady-state error. We also discussed a pruning scheme that provides nearly 25% saving in the ADP and 10% saving in EDP over the proposed structure before pruning, without a noticeable degradation of steady-state error performance. The highest sampling rate that could be supported by the ASIC implementation of the proposed design ranged from about 875 to 1015 MHz for filter orders 9 to 35. When the adaptive filter is required to be operated at a lower sampling rate, with a clock slower than the maximum usable frequency and a lower operating voltage to reduce the power consumption.



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Special Issue 6, May 2015

REFERENCES

[1] T.Kowsalya and Dr.S.Palaniswami (2014)'A Clock Control Strategy Based clustering Method For Peak Power And Rms Current Reduction' in Journal of Theoretical and Applied Information Technology Vol. 63 No.2 © 2005 - 2014 JATIT & LLSISSN: 1992-8645 www.jatit.org E-ISSN: 1817-3195 459

[2] T.Kowsalya and Dr.S.Palaniswami(2012)' Decoupled SRAM Cell with Bit Line Decoupled Current Mode Sense Amplifier' Published in European journal of Scientific Research in volume 84 issue 2 Aug 2012

[3] S. Haykin and B. Widrow, Least-Mean-Square Adaptive Filters. Hoboken, NJ, USA: Wiley, 2003

[4 K.Gopi and Mrs.T.Kowsalya" "A Direct Injection-locked QPSK Modulator based on ring VCO" published in International Journal of Innovative Research in Computer".Dec 2014

[5] Y. Yi, R. Woods, L.-K. Ting, and C. F. N. Cowan, "High speed FPGA-based implementations of delayed-LMS filters," J. Very Large Scale Integr. (VLSI) Signal Process., vol. 39, nos. 1–2, pp. 113–131, Jan. 2005.

[6] L. D. Van and W. S. Feng, "An efficient systolic architecture for the DLMS adaptive filter and its applications," *IEEE Trans. Circuits Syst. II,* Analog Digital Signal Process., vol. 48, no. 4, pp. 359–366, Apr. 2001.

[7] FPGA Implementation of an Adaptive Noise Canceller , Tian Lan1, Jinlin Zhang ,IEEE.

[8] Digit-Serial Architecture For VLSI Implementation of Delayed LMS FIR Adaptive Filters . Basant Kumar Mohanty.