

(An ISO 3297: 2007 Certified Organization)

Vol. 4, Special Issue 6, May 2015

# Design of Efficient Clock Gated Double Edge Triggered Flip-Flop

R.Vidhya<sup>1</sup>, K.Bashkaran<sup>2</sup> and T.Kowsalya<sup>3</sup>

PG Student[VLSI], Muthayammal Engineering College, Rasipuram, Namakkal, Tamilnadu, India<sup>1</sup>

Assistant Professor, Muthayammal Engineering College, Rasipuram, Namakkal, Tamilnadu, India<sup>2</sup>

Professor Head, Muthayammal Engineering College, Rasipuram, Namakkal, Tamilnadu, India<sup>3</sup>

**ABSTRACT:** Energy efficiency is an important factor in digital designs. A large amount of power consumption is due to storage elements and clock distribution networks. For storage elements, instead of using single edge triggered flip-flop, Double Edge Triggered Flip-flop is used to save energy as they can maintain the same throughput with half of clock frequency. Clock gating is used to reduce the dynamic power consumption. Incorporating clock gating with double edge triggered flip-flop further reduces power consumption but introduces asynchronous data sampling. In proposed system, shift register is built with Double Edge Triggered flip-flop and the asynchronous data sampling is removed using in The circuit is simulated with Tanner Tool v14.1.

KEYWORDS: Asynchronous Data Sampling, Double Edge Triggered Flip-Flop, Clock Gating

I.

### INTRODUCTION

Power consumption is becoming an crucial factor in digital designs. For a digital system, the power spent on the clock-tree and the storage element is a major source of power consumption. The Clock system accounts for 30% to 60% of the total power dissipation. As a result, deducing the power consumed by storage elements such as flip-flops and clock system will have a deep impact on the total power consumption. One effective and efficient approach is Double edge triggered flip flop (DETFF).Dual edge clocking requires Dual Edge-Triggered Storage Elements (DETSE), capable of capturing data on both rising and falling edge of the clock. Main advantage of DETSE is their operation at half the frequency of the conventional single-edge clocking, while obtaining the same data throughput. The second technique is Clock-gating for a large digital system, clock-gating technique is used to reduce the power consumed on idle circuitry in the design. The DETFF and clock gating combined together to further reduce dynamic power but it introduces the asynchronous data sampling problem between the clock edges at the output side it creates the data miss-communication error. This paper deals with the analysis of clock gated DETFF for sampling problem.

### II. EXISTING SYSTEM

### A. Double Edge Triggered Half-Static Clock-Gated D Flip-Flop:

The Double Edge triggered half Static Clock Gated D-type Flip-Flop (DHSCGFF) design [1], which consists of two identical dynamic master latches and a half-static slave latch. Compared with the SET implementation [2], this DHSCGFF consists of an additional master latch in parallel to the original master latch. Unlike Yu's circuit [3], the proposed circuit does not swap the use of master and slave latches in alternative clock phases to avoid the problem of coupling the half-static latch directly to the input data path. Instead, these two master latches are triggered in alternative clock edges, which are controlled by two complementary signals C and  $C_{bar.}$ 



(An ISO 3297: 2007 Certified Organization)

### Vol. 4, Special Issue 6, May 2015



Fig.1 Double Edge Triggered Flip-Flop Half Static Clock Gated D-type Flip-Flop

A half-static slave latch stores the data from each master latch in alternative clock phases. The clock-gating circuit compares D with Q and outputs a logic "HIGH" at R to turn transistor M2 off when D = Q. This configuration suppresses the control signal C by deactivating the inverter chain. The core of the flip-flop is edge-triggered by C and C<sub>bar</sub> so that it does not require the use of any pulse generator to generate a pulse-like transparent window within the flip-flop. The pass transistor logic simplifies the circuit and reduces the internal power dissipation. The circuit complexity and transistor count of the DHSCGFF is reduced by using pass transistor based clock-gating circuit, dynamic master latches and half-static slave latch, and thus reduces the total power dissipation. In contrast to other Latch-Mux double edge-triggered flip-flops that place a logic keeper at Node X<sub>2</sub> to floating nodes (as well as the corresponding Node X<sub>1</sub> in upper path), Tam's design added switches M<sub>B1</sub> and M<sub>B2</sub> into the latch that intentionally isolate Nodes X<sub>1</sub> and X<sub>2</sub>.

For transitions on D input that occur during global clock CLK=0, an asynchronous pulse is generated on internal clock. Then before switch  $M_{A2}$  turns OFF, there is only a very short amount of time for Node  $X_0$  to charge or discharge. If the value of  $X_0$  is strong enough to flip the nodes to the output, then an asynchronous transition will appear at the output. Otherwise, if the first trigger of the lower path has not successfully passed the input D to the output, then the upper path serves as a backup that will be triggered at the next falling edge of internal clock C.

#### B. Methodologies To Remove Asynchronous Data Sampling:

By adjusting the transistor sizes around Node  $X_2$ , there are multiple sets of transistor sizing that can cause the asynchronous data sampling to fully appear (i.e., show both cases), partially appear (i.e., only one case is observed) or be hidden. The condition that makes the asynchronous transition appear depen upon whether the voltage of Node  $X_3$  reaches the critical value to flip the output.



(An ISO 3297: 2007 Certified Organization)

### Vol. 4, Special Issue 6, May 2015



Fig.2 Modified Circuit of Node X2

The circuit's parameters such as transistor size are modified to eliminate Asynchronous Data Sampling.

1. Balanced sized—the circuit produces similar rise and fall time, but one asynchronous transition appears in result.

- 2. Modified I—this circuit demonstrates that both possible asynchronous transitions can appear.
- 3. Modified II—the circuit demonstrates that both possible asynchronous transitions are removed.

#### **III.PROPOSED SYSTEM**

In the proposed system, the clock gated Double Edge Triggered Flip-Flops (DETFFs) are analyzed for asynchronous data sampling problem that produces error in output. The analyzed clock gated Flip-flop is Power-Efficient Explicit-Pulsed Dual-Edge Triggered Sense-Amplifier Flip-Flop.

#### A.Clock-Gated Double Edge Triggered Sense Amplifier Flip-flop:

In Clock-Gated Double Edge Triggered Sense Amplifier Flip-flop (CG-SAFF), the clock gating technique is implemented by embedding a control circuit in the explicit pulse generator so that the PULS signal generation is disabled in a redundant event. In order to compare the previous and current input values, two comparators are applied to produce signals X and Y, by using the differential inputs, D and DB, and the buffered outputs, Q1 and QB1, as control signals. If D is different from the outputQ1 (Q), X will be pulled up to high and Y to low. Transistor CN3 is turned on to allow the clock signal to pass through as CL. CL is known as the gated clock.



Fig.3 Sensing and Latching stage of Clock-Gated Double Edge Triggered Sense Amplifier Flip-flop



(An ISO 3297: 2007 Certified Organization)

### Vol. 4, Special Issue 6, May 2015

The Sensing and Latching stage of Clock-Gated Double Edge Triggered Sense Amplifier Flip-flop is shown in the Fig.3 The latch part does not require any clock signal and provides the most stable operation. The inner holding topology is modified to obtain buffered differential outputs, Q1 and QB1, with reduced load capacitances. In the clocking stage, Q1 and QB1 are used to generate X and Y instead of using Q and QB. This helps to improve the performance of CG-SAFF significantly.

B. Scheme To Avoid Asynchronous Data Sampling:



Fig..4 Scheme to avoid Asynchronous Data Sampling

In the Scheme shown in the Fig.4 the CLK is controlled by the comparison of D and Q. If D has changed since the last clock transition and is different from Q, then CLK will pass to the second comparator to compare with the C. This CLK and C comparator controls the switch T2 between the CLK and C.

Asynchronous sampling occurs when D changes at the moment that CLK differs from C. However, with the second CLK & C comparator in Fig.4, the switch T2 will stay OFF when  $CLK \neq C$  and C will synchronize with CLK. In the next half cycle, the switch T2 turns ON, where CLK = C, but since they are equal, the flip-flop will not be triggered until C changes, which follows CLK when is ON.

DESIGN	POWER CONSUMPTION (10 <sup>-5</sup> W)					
DHSCGFF	13.24					
Balanced Size	9.29					
Modified I	9.93					
Modified II	4.38					
CG-SAFF	10.45					

#### **IV. POWER ANALYSIS**

Table.1 Power of various DHSCGFF

From the Table.1 it is shown that power consumption of Modified-II circuit is less when compared with DHSCGFF, Balanced size and Modified-I circuit. Modified-II circuit consumes less power because its critical parameters such as transistor's size is modified according to circuits specified limits.



(An ISO 3297: 2007 Certified Organization)

### Vol. 4, Special Issue 6, May 2015

### V. RESULTS AND DISCUSSION



Fig.5 Output waveform of DHSCGFF circuit



Fig.7 Output of DHSCGFF in Modified-I size

Fig.6 Output of DHSCGFF in Balanced size



Fig.8 Output of DHSCGFF in Modified-II size

From the output of DHSCGFF circuit shown in the Fig.5, it is analyzed that asynchronous data sampling occurs if D changes when CLK=0 (before falling edge). In the circuit in Fig.6 is large amount of delay occurs in output and a small error occurs due to asynchronous data sampling problem. If the DHSCGFF Modified-I circuit in Fig.7 is simulated delay occurs in output and error due to asynchronous data sampling problem are removed. In the DHSCGFF Modified-II Size both the delay problem and errors due to asynchronous data sampling problem are completely removed. From the result, it is proved that by modifying the size of transistor in various aspects of Tam's design reduces the delay and removes Asynchronous Data Sampling.



(An ISO 3297: 2007 Certified Organization)

### Vol. 4, Special Issue 6, May 2015



Fig. 9 Simulation result of CG-SAFF

	15										
5						les (s)					
	80m										
	12										
				,		•			1	X	
2						(m)()					
	D										
	1)										
<u> </u>						Tex (c)					
	-					322.4					
	17										
	i kajo										
	12										
	802										
	2				The second se		X	0			100
			<u> </u>			{	<u> </u>	/	1	<u> </u>	
						4001					
					li li li	1	- A	li l		i i i	
							u Ru	, x			
0	8011										
	33				. I	<u>;</u>				i i i i i i i i i i i i i i i i i i i	
	1)				and a second						

Fig.10 Output waveform without Asynchronous Data Sampling Error

Simulation result of the asynchronous data sampling with respect to the behavior of the clock signal is shown in the Fig.9 In the Clock gated Sense Amplifier Flip-flop, the clock signal from clock gated pulse generator is fed in to the sensing stage and the output of sensing stage is fed in to the latching stage. The clk is the clock signal and the other inout signals will have the output as shown. In Fig.10 using proposed scheme it is shown that asynchronous data sampling problem has been removed. The asynchronous data transition error is removed by the synchronization of clock signal with clock gated signal.

#### VI.CONCLUSION

DETFF and clock gating are two methods to reduce dynamic power consumption, and both of them are successful when used separately. However, when applying clock gating into a DETFF, a data transition error may appear at the output between clock edges due to asynchronous data sampling, which has been defined and discussed. Solution has been provided to avoid the asynchronous sampling problem in clock-gated DETFF. Thus in the clock gated Double Edge Triggered Sense Amplifier Flip-Flop asynchronous data sampling is removed using proposed schemes. The data transition error is completely removed using the proposed schemes.

#### REFERENCES

- T.Kowsalya and Dr.S.Palaniswami (2014)'A Clock Control Strategy Based clustering Method For Peak Power And Rms Current Reduction' in Journal of Theoretical and Applied Information Technology Vol. 63 No.2 © 2005 - 2014 JATIT & LLSISSN: 1992-8645 www.jatit.org E-ISSN: 1817-3195 459
- [2] T.Kowsalya and Dr.S.Palaniswami(2012)' Decoupled SRAM Cell with Bit Line Decoupled Current Mode Sense Amplifier' Published in European journal of Scientific Research in volume 84 issue 2 Aug 2012
- [3] Xiaowen Wang and William H. Robinson, 'Asynchronous Data Sampling Within Clock-Gated Dual Edge Triggered Flip-Flops', IEEE Transactions on Circuits and Systems—I: Regular Papers, Vol. 60, pp 2401-2411, 2013.
- [4] S.Anu and Mrs.T.Kowsalya "Low Power FSK Modulation and Demodulation using VHDL" International Journal of Advances in Engineering Science and Technology Dec 2014".
- [5] C.C.Yu,' Low-power double edge-triggered flip-flop circuit design', Int. Conf. Innovative Computing Information and Control(ICICIC), p. 566 , 2008
- [6] Wing-Shan Tam, Sik-Lam Siu, Chi-Wah Kok, and Hei Wong, 'Double Edge-Triggered Half-Static Clock-Gated D-Type Flip-Flop', in Int. Conf. Electron Devices and Solid State Circuits, 201
- [7] A. G. M. Strollo, E. Napoli, and C. Cimino, "Analysis of power dissipation in double edge-triggered flip-flops," *IEEE Trans. Very LargeScale Integr. (VLSI) Syst.*, vol. 8, no. 5, pp. 624–629, Oct. 2000.
- [8] G. Renganayaki, Jeyakumar. V 'Design of an Efficient Low power Shift Register using double Edge Triggered Flip-Flop', International journal of Innovative research in Computer and communication Engineering, vol.2, Issue 1, pp.2707-2716, Jan 2014