

(An ISO 3297: 2007 Certified Organization) Vol. 4, Issue 9, September 2015

RF & Logical Performance Inas Based DMG HEMT High Speed & High Power Application

P.Bharathi Vikkiraman¹, K.Vinothkumar², S.Tamilvanan³

Associate Professor, Department of Electronics and Communication Engineering, SKP Engineering College

Tiruvannamalai, Tamilnadu, India¹

Assistant Professor, Department of Electronics and Communication Engineering, SKP Engineering College

Tiruvannamalai, Tamilnadu, India^{2, 3}

ABSTRACT: In this paper we have double material gate (DMG) HEMT. It has variation in barrier layer thickness affects nitide- based HEMTs more strongly than antimonide-based DMG HEMTs. Higher Electron Mobility and drift velocity can be realized by reducing of Lg and increasing the indium content in the InAs channel. Due to the high electron mobility, velocity and large conduction band offset InAs. InAs-channel HEMT is promising for high speed logic applications. Greater potential of 40nm InAs HEMTs. InAs HEMTs has ultra low-noise, sub-millimeter wave and terahertz applications.

KEYWORDS: InAs, HEMT, Dual Material Gate (DMG), RF, high speed and high power application.

I. INTRODUCTION

Antimonide-based compound semiconductors are opening a new field for semiconductor industry as they can be used both as third generation infrared photo-detectors and ultra-high speed, ultra-low power consuming integrated circuit fabrication [1]. DMG structure is more effective to reducing SCEs for antimonide-based HEMTs than nitride-based HEMT, while nitride-based DMG HEMT give more efficient carrier transport than antimonide-based counterpart [2]. In the field device technology, HEMTs are gain interest due to their potential to replace MOSFETs. In HEMTs are faster, low power consuming and easy to fabricate compare to MOSFET[3].

Scaling of device is a fundamental in semiconductor industry to make smaller, fast and less power consume chips HEMTs follow the trend [4]. In DMG FET, two gates made different materials of different work functions is joining laterally to create a single gate. The work function one of gate M1 is chosen to be greater than the other M2. Gate M1 works as controlling gate and gate M2 works as screening gate of drain voltage. It enhances electric field and inserts a step function in channel potential at interface of double gates. The enhanced average electric field improves the carrier transport efficient and the step functions reduce the short channel effects. But the scaling going in to deep sub-microns level, the need for an analytical modelling of subthreshold behavior of DMG HEMT emerges. S.P.Kumar et al. [5] first proposed an analytical model for the subthreshold behavior of nitride-based DMG FET. In our previous paper [2] the model of [5] was modified and an analytical model for antimonide-based HEMTs was developed.

In [2], the $Al_{0.7}In_{0.3}Sb/InAs$ combination used of barrier and channel. Among the antimony-based material AlSb and GaSb are approximately lattice match to InAs and these semiconductors are jointly known as 6.1 A° family. In this paper we also study the $Al_{0.7}Ga_{0.3}Sb/GaSb$ and $Al_{0.7}Ga_{0.3}Sb/In_{0.15}Ga_{0.85}Sb$ barrier and channel combinations and compare their results.

II. DEVICE FABRICATION

Fig.1 is the schematic of symmetric Double-Metal-Gate (DMG) $In_{0.3}Al_{0.7}Sb/InAs$ HEMT. The work function of metal M1 and M2 respectively. As it will be n-channel HEMT, so M1 must be greater than M2 [5]. We have chosen the value



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 9, September 2015

of gate work function for M1 and M2 5.2eV and 4.2eV respectively the barrier layer completely depleted under normal condition and to confined electron in the heterointerface $In_{0.3}Al_{0.7}Sb/InAs$. Table 1 show the parameter used in the HEMT model.

Parameters	Name of the parameter	Value
Nd	Doping in the barrier layer	$10^{19} \mathrm{cm}$
Nd ⁺	Doping in source and drain region	$10^{17} {\rm cm}$
Т	Operating temperature	300K
L	Total Effective channel length	120nm
d _d	Thickness of doped barrier layer	25nm
di	Thickness of spacer layer	5nm
£	Dielectric constant of	12.6

Table.1 LIST OF PARAMETERS



Figure 1 Schematic of symmetric Double-Metal-gate InAlSb/InAs HEMT

III. RESULTS AND DISCUSSIONS

We used TCAD device simulator of channel potential and electric field distribution along the channel to verify the model of [2] Fig.2 show electric field Variations vs. normalized channel length and the channel potential vs. normalized channel length for DMG $In_{0.3}Al_{0.7}Sb/InAs$ HEMT.



Figure 2 $I_{DS}-V_{GS}$ characteristics of the device with L_G = 120nm



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 9, September 2015

We have shown the effects of varying gate length metal 1 gate keep go to the total length L constant. As we can see in the figures 1, the minimum potential barrier and thus enhances the drive current (I_{on}). The total current drain of gm = 0.0015950 and V_T = 0.6160125. Its show the increases in control of gate over than channel potential.



Figure 3 I_{DS}–V_{DS} characteristics of the device with L_G = 120 nm

Device current–voltage (I–V) measurements were carried out on devices with a gate–source distance L_{gs} of 0.04µm, a gate length L_g of 0.12µm, and a gate–drain distance L_{gd} of 0.04µm. For these simulations, the gate1 voltage is kept at 5.3V and various gate2 voltage 4.5~5V.



Figure 4 Variation of channel potential with normalized channel position for different combination of gate length L1 and L2, keeping the L constant for gate In0.3Al0.7Sb/InAs HEMT

In figure 4 we have shown the effects of varying the gate length of first metal gate (L1) keeping the total gate length $L_{constant}$. As we can see in the figure-4, the minimum potential increases as the L1 decreases. It reduces the potential barrier and thus enhances the drive current (Ion). Moreover it increases the control of gate over the channel potential. The change in with change in L1 for various formations of HEMTs.



Figure 5 L constant for gate Lg = 120 nm $In_{0.3}Al_{0.7}Sb/InAs$ HEMT having a simultaneous record f_T of 280 GHz and an f_{max} of 621 GHz at VDS = 0.5 V.



(An ISO 3297: 2007 Certified Organization)

Vol. 4, Issue 9, September 2015

To avoid this problem, we have focused on $VDS \le 0.5$ V because in this region Lg is relatively well behaved and our small signal model predicts the gain characteristics. Using this model, Figure 1 we extrapolated a value of f_{max} of 621 GHz at VDS = 0.5 V. The average f_{max} obtained the various systems at this bias point is 661GHz ±4 GHz. We are confident in reporting an f_{max} of 621 GHz at the bias point. Our small-signal model extraction reveals that this excellent value of f_{max} arises from a combination of gm/go = 15.4 and Cgs/Cgd = 6.3. The relatively low values of Cgd arise partly from the widening Lside. To our knowledge of the authors, this is the first simultaneous demonstration of both f_T and f_{max} in excess of 621GHz in any transistor technology on this material system.

IV. CONCLUSIONS

To solve the problem of short channel effect and carrier transport inefficiency of the HEMTs, a new structure called Double Material Gate (DMG) was proposed. In the work gate threshold voltage not good efficiently so improving threshold MOSHEMT were alterative solutions for solve this problem. The result of the proposed model matches very well with results obtained from TCAD device simulator.

Moreover, our model has reducing SCEs and increasing transport efficiencies. So our model opens up solutions for short channel effects removing in the interesting field of semiconductor technology. Further we can improve triple material gate (TMG) and also Double Gate on this model by that DIBL still reduce more and frequency increase on HEMT. Than more we can develop HEMT structure into MOSHEMT.

REFERENCES

[1] C. Liu, Y. Li and Y. Zeng, "Progress in Antimonide Based III-V Compound Semiconductors and Devices," *Engineering*, vol. 2 no. 8, pp. 617-624, 2010.

[2] Arman-Ur-Rashid*, Md. Aynal Hossain, Tanvir Rahman and Farseem M. Mohammedy "Comparative study of subthreshold characteristics of different antimonide-based and nitride-based Dual Material Gate (DMG) HEMTs" *IEEE-ICSE2014*, Kuala Lumpur, Malaysia, 2014.

[3] Rashmi, Abhinav Kranti, S. Haldar, R.S. Gupta, "An accurate charge control model for spontaneous and piezoelectric polarization dependent two-dimensional electron gas sheet charge density of lattice-mismatched AlGaN/GaN HEMTs", *Solid-State Electronics*, Volume 46, Issue 5, Pages 621-630, May 2002.

[4] Awano, Yuji; Kosugi, M.; Kosemura, Kinjiro; Mimura, T.; Abe, Masayuki, "Short-channel effects in subquarter-micrometer-gate HEMTs: simulation and experiment," *Electron Devices, IEEE Transactionson*, vol.36, no.10, pp.2260-2266, Oct 1989.

[5] Sona P. Kumar, Anju Agrawal, Rishu Chaujar, Mridula Gupta, R.S. Gupta, "Analytical modeling and simulation of subthreshold behavior in nanoscale dual material gate AlGaN/GaN HEMT," *Superlattices and Microstructures*, Volume 44, Issue 1, Pages 37-53, July 2008.

[6] Jeffrey H. Warner, Dale McMorrow and Ronald D. Schrimpf, 'Proton-Induced Transient Charge Collection in GaAsand InAlSb/InAs-Based FETs', *IEEE transactions on nuclear science*, Vol. 60, No. 4, pp. 2651–2659,2013.

[7] Tae-Woo Kim, Dae-Hyun Kim and Jesus A. del Alamo, 'Logic Characteristics of 40 nm thin-channel InAs HEMTs', International Conference on Indium Phosphide and Related Materials Vol.4, pp. 496–499,2010.

[8] Edward Yi Chang, 'InAs HEMT for Terahertz Applications', IEEE-ICSE2012 Proc., Kuala Lumpur, Malaysia, 2012.

[9] Chien-I Kuo, Heng-Tung Hsu, Edward Yi Chang, Chia-Ta Chang, Chia-Yuan Chang and Yasuyuki Miyamoto, 'Investigation of Impact Ionization from In_xGa_{1-x}As to InAs Channel HEMTs for High Speed and Low Power Applications', *J. Vac. Sci. Technol.*, Vol. 16, pp. 1422–1433,200