

(A High Impact Factor, Monthly, Peer Reviewed Journal) Vol. 5, Issue 2, Februray 2016

Low Power High Speed Performance of CLA Using Reversible Logic

Thamu¹, Santhosh², Sudhakharan^{3,} Suresh⁴ UG Student, Dept of ECE, VELTECH, Chennai, India^{1,2,3} Asst. Professor, Dept of ECE, VELTECH, Chennai, India⁴

ABSTRACT: Reversible logic is a popular concept in energy efficient computations and this will be the demand for upcoming future computing technologies. Reversible logic is emerging as an important research area and it will be having wide applications in many fields such as optical information processing, quantum computing and Low power CMOS design. The main purpose of designing reversible logic is to decrease quantum cost, depth of the circuits and the number of garbage outputs. Reversible are circuits (gates) that have one to one mapping between vectors of inputs and outputs; thus the vector of inputstates can be always reconstructed from thevector of output states. Reversible logic is playing a significant role in quantum computing as quantum operations are unitary in nature. Quantum computer performs computation at an atomic level; thereby doing high performance computations beyond the limits of the conventional computing systems. Reversible arithmetic units such as adders, subtractors, multipliers form the essential component of a quantum computing system. Among the adder designs, carry look-ahead is widely used in high performance computing due to its O (log n) depth. In this work, we present improved designs of both in-place and out-of-place reversible carry look-ahead adder proposed. The proposed designs utilize the properties of the Reversible Peres gate are optimize the logic depth, quantum cost and gate count compared to the existing designs proposed to both the improved designs assume no input carry (C0=0). While the first approach makes use of ancilla bits to store the sum outputs, the second approach stores the sum outputs in one of the input locations.

KEYWORDS: Reversible logic gates, Reduced garbage output, Quantum cost, Low power design, Carry look-ahead adder,Peres gate, Ancilla bits.

I. INTRODUCTION

The demand for implementing ultralow-power digital systems in many modern applications, such as mobile systems, sensor networks, and implanted biomedical systems, has increased the importance of designing logic circuits in subthreshold regime. These emerging applications have low energy as the primary concern instead of performance, with the eventual goal of harvesting energy from the environment.

The heat dissipated in the circuit will gradually decrease the performance and also life span of the circuit or device. In order to overcome these types of problems, we require low power consumption and less dissipation components in the circuit.

He proposed two conditions of reversibility. 1st condition: For any device to be reversible if its input and output will be uniquely retrievable from each other called logical reversibility.

 2^{nd} condition: A device can run actually backwards then it is called physically reversible.

The reversible circuits are those in which reversible logic gates are basic building blocks and there is no energy loss. The reversible logic gates will be having n-input and n-output i.e. equal number of input and equal number of output, and also with one-to-one mapping i.e. inputs can be uniquely recovered from the outputs. Reversible logic supports the process of running the system both forward and backward.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016

II. REVERSIBLE LOGIC

The reversible logic gate will generate unique output vector from unique input vector or vice-versa. In reversible logic, Input vector is $Iv=(I_1,I_2,I_3...In)$ and Output vector is $Ov=(O_1,O_{2,O_3}....On)$, For each particular vector j $Iv \leftrightarrow Ov$. Figure: 1 shows a general reversible gate; the gate will be having k inputs and k outputs and it is called ak*k reversible gate. In reversible gates, fan-out are not permitted. No feedback paths are allowed i.e. circuit is acyclic. Some important factors are Garbage output, constant input etc. Garbage output is the un-utilized output from the reversible gate, very much essential to achieve reversibility and it must be not used for further computation. Constant inputs are those that will be added to k*k function to make it reversible. For an optimized reversible circuit, the number of garbage outputs, the number of reversible gates used should be minimum.




Fig 1:general reversible gate

In the design of reversible logic circuits the following points must be considered to achieve an optimized circuit. They are:

- \Box Fan-out is not allowed.
- □ Loop or feedback is not permitted.
- \Box Garbage outputs should be minimum.
- \Box Minimum delay.
- □ Minimum quantum cost.

FREDKIN GATE (FRG) :

The input vector is I(A, B, C) and the output vector is O(P, Q, R). The output is defined by P=A, Q=A'B AC and R=A'C AB. The Quantum cost of a Fredkin gate is 5.




Fig.2:3*3 Fredkin gate.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016

TRUTH TABLE OF PARITY PRESERVING FREDKIN GATE:

Inpu	ıt		Out	Output				
Α	B	С	Р	Q	R			
0	0	0	0	0	0			
0	0	1	0	0	1			
0	1	0	0	1	0			
0	1	1	0	1	1			
1	0	0	1	0	0			
1	0	1	1	1	0			
1	1	0	1	0	1			
1	1	1	1	1	1			

NEW FAULT TOLERANT GATE (NFT):

The NFT gate is a 3*3 Reversible gate with three inputs and three outputs[8]. The input vector is I(A, B, C) and the output vector is O(P, Q, R). The output is defined by P=A^B, Q=BC^AC', R=BC^AC'and is shown in the Fig. 4. The Quantum cost of a NFT gate is 5.




Fig 3: 3*3 NFT gate.

TRUTH TABLE OF PARITY PRESERVINGNFT GATE:

Input			Output				
Α	В	С	Р	Q	R		
0	0	0	0	0	0		
0	0	1	0	1	0		
0	1	0	1	0	0		
0	1	1	1	0	1		
1	0	0	1	1	1		
1	0	1	1	1	0		
1	1	0	0	1	1		
1	1	1	0	0	1		

MODIFIED IG GATE (MIG) :

The MIG gate is a 4*4 Reversible gate with four inputs and four outputs[8]. The input vector is I(A, B, C, D) and the output vector is O(P, Q, R, S). The output is defined by P=A, Q=A^B, R=(A&B) ^ C, S=(A&B) ^ D and is shown in the Fig. 5. The Quantum cost of a MIG gate is 7.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016




Fig 4: 4*4 MIG gate.

TRUTH TABLE OF PARITY PRESERVING MIG GATE

Inpu	t			Outp	ut		
А	В	С	D	Р	Q	R	S
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	1	0	1
1	0	0	1	1	1	0	0
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	1

	INPUT		C	DUTPU	Г
Α	B	С	Р	Q	R
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	1
1	1	1	1	1	0

FEYNMAN GATE

Feynman gate is a $2x^2$ reversible gate. The input vector is I(A,B) and the output vector is O(P,Q). The output defined by P=A,Q=A ^B. Quantum cost of a Feynman gate is 1. Feynman gate can be used as copying gate.




Fig 5: 2*2 Feynman gate



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016

TRUTH TABLE OF FEYNMAN GATE

INP	UT	OUTPUT			
Α	В	Р	Q		
0	0	0	0		
0	1	0	1		
1	0	1	1		
1	1	1	0		

TOFFOLI GATE:

Toffoli gate is 3x3 reversible gate. The input vector is I(A,B,C) and the output vector is O(P,Q,R). The outputs are defined by P=A,Q=B,R=ABC. Quantum cost of a TOFFOLI gate is 5.




fig 6: 3*3 Toffoli gate

TRUTH TABLE OF TOFFOLI GATE:

PERES GATE:

Peres gate is 3x3 reversible gate. The input vector is I(A,B,C) and the output vector is O(P,R,S). The output is defined by P=A,Q=A+B and R=ABC. Quantum cost of a Peres gate is 4.





TRUTH TABLE OF PERES GATE:

	INPUT		OUTPUT			
Α	B	С	Р	Q	R	
0	0	0	0	0	0	
0	0	1	0	0	1	
0	1	0	0	1	0	
0	1	1	0	1	1	
1	0	0	1	1	0	
1	0	1	1	1	1	
1	1	0	1	0	1	
1	1	1	1	0	0	



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016

DOUBLE PERES GATE (DPG)

DPG gate is 4x4 reversible gate. The input vector is I(A,B,C,D) and the output vector is O(P,Q,R,S). The output is $P=A,Q=A \oplus B,R=A \oplus B \oplus D$ and $S=(A \oplus B)D \oplus AB \oplus C$. Quantum cost of DPG gate is 6.It can work singly as Reversible full adder with C=0 and D=Cin.




fig 8: 4*4 dual peres gate

TRUTH TABLE OF DUAL PERES GATE:

	INF	UT		OUTPUT				
Α	B	С	D	Р	Q	R	S	
0	0	0	0	0	0	0	0	
0	0	0	1	0	0	0	1	
0	0	1	0	0	0	1	0	
0	0	1	1	0	0	1	1	
0	1	0	0	0	1	1	0	
0	1	0	1	0	1	1	1	
0	1	1	0	0	1	0	1	
0	1	1	1	0	1	0	0	
1	0	0	0	1	1	1	0	
1	0	0	1	1	1	1	1	
1	0	1	0	1	1	0	1	
1	0	1	1	1	1	0	0	
1	1	0	0	1	0	0	1	
1	1	0	1	1	0	0	0	
1	1	1	0	1	0	1	1	
1	1	1	1	1	0	1	0	

CARRY LOOK-AHEAD ADDER

Carry look-ahead adder are fastest adder of all adders because it calculates the carry bits before the summation. Carry look-ahead adder actually determines the carry bit by two modules first is "generate a carry" and second is "propagate a carry". Carry signal will be generated in two conditions. When both bits Ai and Bi are equal to 1 or when carry-in is 1 and Ai or Bi is 1.

Carry propagation (Pi) and Carry generation (Gi) are

 $Pi = Ai \bigoplus Bi$

Gi = Ai Bi

Sum signal can be calculated as follows: Si = Ai \bigoplus Bi \bigoplus Ci = Pi \bigoplus Ci



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016

Carry signal can be calculated as Ci+1 = Gi \bigoplus Pi Ci Applying this to a 4-bit adder ,we have: C1 = G0 \bigoplus P0C0 C2 = G1 \bigoplus P1C1 = G1 \bigoplus P1(G0 \bigoplus P0C0) C3 = G2 \bigoplus P2C2 = G2 \bigoplus P2(G1 \bigoplus P1C1) Partial Full Adder (PFA): This adder generates Gi, Pi and Si. Pi = Ai \bigoplus Bi, Gi= Ai.Bi, Si= Ai \bigoplus Bi \oplus Ci




Fig 9: Partial full adder

REVERSIBLE LOGIC CARRY LOOK AHEAD ADDER:




Fig 10:Architecture of proposed 4-bit reversible carry look-ahead adder



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016

III. RESULT

SIMULATION OUTPUT:




Fig 11:simulation output

	n		🖶 Design Dverview					da 4bit Pro	lect Stata				
£	Vev: 👻 🏭 Inglementation 🗇 🚮 Simulation	1	Summary 1 K08 Properties	1	Project File:	ind size			Parser Err	075		No Errors	
ŋ.	Hearthy	0			Piobule Name	10-01			Implement	station State:	_	Suthegred	
è.	Clas		Pinout Report		Target Drvice:	chillin	-Rest4	4	·In	uni:		No finora	_
C acitStan-Atog044	Ø	Clock Report		Product Version:	2 14.5			•W	ernings:		No Viernings		
	1		Static Tiening	٩	Design Goab	blaved	-		-8-	uting Results:	_		
1		羽	Errors and Warnings Parser Messages	н		in bet	all Lob	viet.		ning Constrain	tic .	-	
3		M	Sunthesis Messages	н	and address fast to be a dress of the second	inthe De				al Timine Scor		-	
à		10	Translation Messages	1		and A				a may see		-	
			Map Messages Proce and Route Messages	4	10	_	_		_				_
			- D Timing Messages					ization Summary (er					
			Bitgen Messages		Logic Utilization	U	ised		Available		Utilizat	ion .	
	No Processes Running		All Implementation Messages		Number of Slices	_		4			204		
C	Processes: cla_4bit		Suthesis Report		Number of Ainput LUTs	_					1408		
¢	- 📱 Design Summary/Reports		Rimming		Number of borded LOBs			14			108		
r	Design Utilities User Constraints		Design Properties Enable Message Filtering										
	E COO Synthesize - XST		Optional Design Summary Contents		8			Detailed Reports				_	
	Implement Design Generate Programming File		- E Show Clock Report		Report Name	Status	0	Generated		Errors	Warnings	Infos	_
	Configure Target Device		- P Show Warning		Synthesis Report	Current		Set 5. Ner 21:30:54 2	136	0	0	0	
	CA Arabyce Design Using ChipScope		Show Errors		Tansiaton Report	-	-			-	-	-	
					Hec-Report	-						_	-
					These and the im Treaset	-		-			-	-	
2	Start 🔍 Design 🕐 Files 🚺 Libraries		dea.v 🔲	12	Design Summary Synthesized)		Σ	Design S	mary				
	ole												

Fig 12:performance of area report

AREA:



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016

CALCULATE DELAY:

BE Project Navigator (PSB) - Disalina clasical	aze - Design Summary	ectrumente des destructions des	
🖀 File Edit View Project Source Proce			. e
Image: Section 1 Image: Section 2 Image: Section 2<	Image: Section 1 Construction Section 2 Section 2	100 HENGY En THEN MOREN JAK ONE A SUTTRETS ESTIMAT. FOR ACTUAL TIMON INFORMATION FACABLE HETA TO THE TAKES HENGY DEMONSTRATING THE ACCOUNT. A Information DEMONSTRATING THE ACCOUNT OF A SUTTRETS AND A SUTTRETS DEMONSTRATING THE ACCOUNT OF A SUTTRETS AND A SUTTRETS NUMBER OF A SUTTRETS AND A SUTTRETS AND A SUTTRETS AND A SUTTRETS AND A SUTTRETS AND A SUTTLE AND A SUTTRETS AND A SUTTLE AND A SUTTRETS AN	,
	Find: delay India delay	Preious Diptore	
🌶 Sart 💐 Design 🚺 Files 🐧 Ubrane	🔝 daa x 🖸 🗵 🗆	Design Summary (Synthesized) 🖸 🗵 Design Summary 🔯	
Console			+D <i>8</i>
Process "Simulate Behavioral Mc Launching Besign Summary/Report *	Viewer		
8 é 📋 o 🤇			2.35 2.4 () 2.35 05-05-235

Fig 13: performance of delay

provide the field the

Fig 14:Performance of RTL diagram

RTL DIAGRAM



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016

PROCESS OF TECHNOLOGY:

🍃 ISE Project Navigator (P.58f) - Divisio	u\daalclaauise • [d	a_4bit (Tech1))	Seal Role	diane lang	an na hai	der kriefen felde			- 3 X
📓 File Edit View Project Sourc									- 8 X
D 👌 🛛 🖉 🖉 🖉 🖉 🖉 🖉	× 10 (3 ×	11881	185	194 51	Ef 💡				
Design	+ 0 8 × 🕅								
Important Important Important				1:3	ryar.		ki t borjanjuottilijekal	toui am_≬_08UF	
			bul LOBEF	el Ent				601 	
Receive du Bit Despis Summay Report Receive du Bit Despis Summay Report Receive du Bit Despis Utilities Receive du Bit Despis Utilities Receive du Bit Versite Reconstruct	enatic sis S			bd ↓↓↓ ↓↓BIF	effen	ail 1,j,0,F	ld Nor yan, wolfie, Real	doi ⊥)_± sn <u>1</u> 08/F	
D. Confinine Jamet Davie	•								•
🍃 Start 🔍 Design 🚺 Files 🕻	Lbraries 🔋	daa.v 🔣	🖉 Design Summar	y (Synthesized) 👔	Design Summary	🖸 🛃 da_foit (RTL1)	🛛 📓 da_4bit (Tech1)		
View by Category									+08×
	Design Object	s of Top Level Block				Prope	rties of Instance: da_4bit		12
Instances A	Pins	*	Signals	*	Name		* Value		1
8-1 cle_4bit	⊕ 🛔 cla_4bit		🕀 🛔 cla_4bit		Type OriginalSymbol		cle_4bit:1 cle 4bit		
Cossie 🗿 Eros 🔔 Warrin	çs 🙀 Findin File	s Results 📗 View by C			<u></u>		1.05		[1488,2256]
🔮 C 📑 🛛		0	V 🛛	/			* 😵	P # 8 # 6	05-03-2006

Fig 15: Technology diagram

POWER CONSUMPTION:




Fig 16:power consumption diagram



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Vol. 5, Issue 2, Februray 2016

IV. CONCLUSION

Reversible logic gates are used to Reduced the power consumption, Minimum delay ,Garbage outputs should be minimum, Minimum quantum cost, performance is high due to area is reduced.

REFERENCES

[1] Ashima Malhotra, Charanjit Singh, Amandeep Singh, "Efficient Design of Reversible Multiplexers with Low Quantum Cost and Power Consumption", International Journal of Emerging Technology and Advanced Engineering, Volume 4, Issue 7, July 2014.

[2] Ashima Malhotra, Charanjit Singh, Amandeep Singh, "Efficient Design of Reversible Multiplexers with Low Quantum Cost", International Journal of Engineering Research and Applications, Volume 4, Issue 7, July 2014.

[3] B.Raghu Kanth, "A Distinguish between reversible and conventional logic gates", International Journal of Engineering Research and Application, Vol. No.2, Issue No.2, pp.148-151,2012.

[4] Lafifa Jamal, Md.Shamsujjoha,Hafiz Md.Hasan Babu, "Design of Optimal Reversible Carry Look-ahead Adder with Optimal Garbage and Quantum Cost", International Journal of Engineering and Technology,Vol.No.2, 2012.

[5] Prashant.R.Yelekar, "Introduction to reversible logic gates and its application", 2nd National Conference on Information and communication Technology, 2011.

[6] Y. Cao, Predictive Technology Model for Robust Nanoelectronic Design. New York, NY, USA: Springer-Verlag, 2011.

[7] D.Michael Miller and Zahra Sasanian, "Lowering the quantum gate cost of reversible circuits", IEEE, 2010.

[8] J. Kwong, Y. K. Ramadass, N. Verma, and A. P. Chandrakasan, "A 65 nm sub-Vt microcontroller with integrated SRAM and switched capacitor DC-DC converter," *IEEE J. Solid-State Circuits*, vol. 44, no. 1, pp. 115–126, Jan. 2009.

[9] N. S. S. Reddy, M. Satyam, and K. L. Kishore, "Cascadable adiabatic logic circuits for low-power applications," *IET Circuits, Devices Syst.*, vol. 2, no. 6, pp. 518–526, Dec. 2008.