

(An ISO 3297: 2007 Certified Organization) Vol. 5, Special Issue 9, May 2016

Design & Implementation of Low Power Error Tolerant Adder for Neural Networks Applications

S N Prasad^{#1}, S.Y.Kulkarni^{#2}

Research Scholar, Jain University, Assistant Registrar (Evaluation), School of ECE, REVA University, Bangalore,

India¹

Principal Director, REVA University, Bangalore, India²

ABSTRACT: In the conventional adder circuit, the delay is mainly attributed to the carry propagation chain along the critical path, from the least significant bit (LSB) to the most significant bit (MSB). Also glitches in the carry propagation chain dissipate a significant proportion of dynamic power dissipation. Therefore, if the carry propagation can be eliminated or curtailed, a great improvement in speed performance and power consumption can be achieved. A neural network was implemented by using VHDL hardware description Language codes and XC3S250E-PQ 208 Xilinx FPGA device. The results were presented using Xilinx Foundation 9i.

KEYWORDS: Front End (Digital Design), Xilinx 9.i, ETA, Adder

I. INTRODUCTION

Adder is one among the fundamental components of many digital and non-digital systems and hence, their power dissipation and speed are of prime concern. In portable analog applications where power consumption is the most important parameter, one should reduce power dissipation to the possible limit. In analog computations, generation of "good enough" results is more important than totally accurate results .Hence, by adopting error tolerance concept in design and test; it is possible to generate good enough results .To deal with high speed and low power circuits for analog computations.

II. CONVENTIONAL ADDER

Ripple-Carry Adder (RCA): The n-bit adder is built from n-one-bit full adders is known as a ripple carry adder, because of the way the carry is computed. Each full adder inputs a Cin, which is the Cout of the previous adder. This kind of adder is a ripple carry adder, since each carry bit "ripples" to the next full adder. Block diagram of Ripple Carry Adder is as in Fig. 1.



Fig.1 4-bit Ripple Carry Adder



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Special Issue 9, May 2016

The ripple carry adder is simple, which allows for fast design time; however, the ripple carry adder is relatively slow, since each full adder must wait for the carry bit to be calculated from the previous full adder. Adder requires three levels of logic. In a 32-bit (ripple carry) adder, there are 32 full adders, so the critical path (worst case) delay is 31×2 (for carry propagation) +3(for sum) = 65 gate delays.

Carry-look-ahead adder CLA: Carry look a-head logic uses the concepts of generating and propagating carries. The addition of two 1-digit inputs A and B is said to generate if the addition will always carry, regardless of whether there is an input carry. In the case of binary addition, A+B generates if and only if both A and B are 1. The addition of two 1-digit inputs A and B is said to propagate if the addition will carry whenever there is an input carry. The propagate and generate are defined with respect to a single digit of addition and do not depend on any other digits in the sum. In the case of binary addition, A+B propagates if and only if at least one of A or B is 1. Sometimes a slightly different definition of propagate is used. By this definition, A+B is said to propagate if the addition will carry whenever there is an input carry, but will not carry if there is no input carry. For binary arithmetic, or is faster than XOR and takes fewer transistors to implement. However, for a multiple-level carry look a-head adder, it is simpler to use. Block Diagram of 3 bit carry-look-ahead adder is as in Fig. 2.



Fig.2 Carry-look-ahead-adder

The carry look ahead adder represents the most widely used design for high-speed adders in modern Computers. The advantage of using a look-ahead design over a ripple carry adder is that the Look-ahead is faster in computing the solution. The carry-in values in a carry look-ahead design are calculated independent of each other through a series of logic circuits. Carry look ahead depends on two things:

- Calculating, for each digit position, whether that position is going to propagate a carry if one comes in from the right
- Combining these calculated values so as to be able to deduce quickly whether, for each group of digits, that group is going to propagate a carry that comes in from the right
- Supposing that groups of 4 digits are chosen, then the sequence of events goes something like this:
- All 1-bit adders calculate their results. Simultaneously, the look ahead units perform their calculations.

III. ERROR-TOLERANT ADDER

Before detailing the ETA, the definitions of some commonly used terminologies shown in this study are given as follows:

• Overall error (OE) OE = Rc-RE, where RE, is the result obtained by the adder and Rc denotes the correct result (all the results are represented as decimal numbers)

• Accuracy (ACC): In the scenario of the error-tolerant design, the accuracy of an adder is used to indicate how "correct" the output of an adder is for a particular input. It is defined as: ACC = (1-(OE/Rc))/100%

• Its value ranges from 0-100%.

• Minimum Acceptable Accuracy (MAA): Although some errors are allowed to exist at the output of an ETA, the accuracy of an acceptable output should be "high enough" (higher than a threshold value) to meet the requirement of the whole system. Minimum acceptable accuracy is just that threshold value. The result obtained whose accuracy is higher than the minimum acceptable accuracy is called acceptable result.

• Acceptance Probability (AP): Acceptance probability is the probability that the accuracy of an adder is higher than the minimum acceptable accuracy



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Special Issue 9, May 2016

Proposed addition arithmetic: In a conventional adder circuit, the delay is mainly attributed to the carry propagation chain along the critical path, from the Least Significant Bit (LSB) to the Most Significant Bit (MSB). Meanwhile, a significant proportion of the power consumption of an adder is due to the glitches that are caused by the carry propagation. Therefore, if the carry propagation can be eliminated or curtailed, a great improvement in speed performance and power consumption can be achieved. In this study, we propose for the first time, an innovative and novel addition arithmetic that can attain great saving in speed and power consumption.

To minimize error due to the elimination of the carry chain: 1.Check every bit position from left to right (MSB - LSB) starting from right of demarcation line.(2) if both input bits are "0" or different, normal one-bit addition is performed and the operation, Proceeds to next bit position.(3) the checking process is stopped when both input bits are encountered as high i.e., 1, and From this bit onwards, all sum bits to the right (LSB) are set to "1." This is how this adder saves carry propagation delay and enhances the overall performance.

Design of the accurate part :Ripple carry addition is the most power saving conventional addition technique .the Ripple carry adder is built from cascading the full adders in series the full adder block diagram is as shown below Fig 3.



Fig.3 Full Adder

Design of the inaccurate part: The inaccurate part is the most critical section in the proposed ETA as it determines the accuracy, speed performance, and power consumption of the adder. The inaccurate part consists of two blocks: the carry free addition block and the control block. The carry-free addition block is designed using 4 modified XOR gates to generate a sum bit individually for LSBs. The function of the control block is to detect the first bit position when both input bits are "1," and to set the control signal CTL to high at this position as well as those to its right up to LSB. The block diagram of the carry free addition block and the schematic implementation of the modified XOR gate are shown in the fig below Fig.4 and it's control logic block diagram shown in Fig.5.



Fig.4.Modified XOR Gate

Fig.5. Contrl Block

The modified xor gates are then combined together to obtain the carry free addition block as shown the fig.6. The Entire BLOCK DIAGRAM Of Carry Free Addition



(An ISO 3297: 2007 Certified Organization) Vol. 5, Special Issue 9, May 2016



Fig.6.Carry free addition block

Design and results of Accurate Part: (MSB):Since the delay and complexity of the Ripple Carry adder is less when compared to any other adder such as Carry look-ahead adder or Carry select adder, we prefer designing of accurate part of our project with the ripple carry adder.

A) **2-Bit Ripple Carry Adder:** The architecture for 2-bit ripple carry adder is built using two full adder circuit, since there are three inputs a, b & c_{in} , and has two outputs sum, carry. As same in full adder circuit, the two full adder are cascaded with each other to form 2-bit RCA. The Block diagram of 2-Bit RCA is as shown below in Fig.7

IV. SIMULATION & RESULT ANALYSIS

 Now:
 100
 200
 300
 400
 500

 1000 ns
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1
 1

a)For 4-bit ETA: Simulated Waveform for 4-bit ETA:

Fig.7 simulated result

b) for 8-bit ETA: Simulated waveform for 8-bit ETA

Nour	162.6						
1000 ns) 10	0	200	300	400 500	
🖬 🚮 a[7:0]	8'601001010	8600001010	8601001010	8'501100010	810100010	810000010	
🖬 🚮 b[7:0]	8'500001100	8600001000	8'600001100	8'b10000110	8'b10100010	8'600100000	
🛚 😽 sum(7:0)	8'b01001111	8600001111	8601001111	8611100111	8001000011	8'b10100010	
闎 cout	0						
i (ji sum(7:0)	8001001111	8600001111)	8601001111	<u>X</u> 8011100111	<u>X</u> 8501000011		

Fig.8 simulated result



(An ISO 3297: 2007 Certified Organization) Vol. 5, Special Issue 9, May 2016

c)The simulated waveform for 16-bit ETA:

Now				24	5.8				
700 ns		D	2	00		4	00	60	00
🛚 😽 a[15:0]	16'b1111000011000010	16'000000001	16'b100000001.	16011	100001_	16'6011100000	150001100000	166000100	0000000000
🖬 😽 b(15:0)	16'b1000000010000000	15000000001	1615100000	0010000	00	16'6100100000)	16'6000101000_	16'5000101000)	16'600001000
🖬 😽 sum(15:0)	16'50111000011111111	16:5000000	001111111	16'001	100001	16'6000000000	150010001000	16'0001001000	16'5000101000
ol cont	1								

Fig.9.Simulated result

d) Simulated waveforms for 16 bit RCA:

Now		M 2					
1000 ns		0	200	400	600	800	1000
🖬 🛃 a[31:0]	32%01010101010101010101010101010101010101		32260101010101010101010101010101010101010				
B 🚺 b[31:0]	32b011100000101110001010101010101010101	(32 <mark>1</mark> 01) 325000000000000000000000000000000000000					
🛙 🚺 sum(31:0)	32/5110001011011000101111111111111111	32011X 32b01010101010101010101010101010101010					
1) cout	0						

Fig, 10.Simulated result

Results: Comparison Table between 4-bit to 32-bit ETA.

ETA	4-bit	8-bit	16-bit	32-bit
Power (mW)	0.09	0.13	0.23	0.34
Speed (ns)	1.70	1.81	1.81	1.81
PDP (pJ)	0.63	0.89	0.90	0.92

Table.1 Comparison



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Special Issue 9, May 2016

V. POWER ESTIMATION FOR DIFFERENT COMBINATION

4-bit	Accurate part	In-accurate	Total
	(Msb)	part (LSB)	Power
2:2	0.045mW	0.45mW	0.09mW

V.a & b.Table.2: for 4-bit

V.c.Table.3 for 16-bit

16-Bit	Accurate part (Msb)	In-accurate part (LSB)	Total Power
8:8	0.065mW	0.065mW	0.23mW
9:7	0.162mW	0.068mW	0.23mW
11:5	0.168mW	0.062mW	0.23mW
12:4	0.172mW	0.058mW	0.23mW

V.d.Table.4 for 32-bit

32-Bit	Accurate part	In-accurate	Total
	(Msb)	part (LSB)	Power
16:16	0.17mW	0.17mW	0.34mW
20:14	0.19mW	0.15mW	0.34mW
25:7	0.21mW	0.13mW	0.34mW
27:5	0.271mW	0.69mW	0.34mW
30:2	0.286mW	0.054mW	0.34mW

VI. COMPARISON OF ETA WITH CONVENTIONAL ADDER

Table.5. Comparison with Conventional Adder

Parameters:	ЕТА	Conventional Adder
Power	0.34	0.61
Speed	1.81	2.37



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Special Issue 9, May 2016

VI. CONCLUSION

As the comparison result states that the ETA adder is continent as power saving adder it reduces 70% of power when compared to any conventional adder by compromising accuracy. This facilitates the smooth architectural design of various applications of ANN without using any of the complicated or conventional methods.

REFERENCES

[1] "Design of low- power high-speed error Tolerant shift and add multiplier" Journal of computer science 7 (12): 1839-1845, 20111ssn 1549- 3636
© 2011 science publications Corresponding author: 1 k.n. vijeyakumar.
[2] "Design of low-power high-speed truncationerror- tolerant adder and its application in digital signal processing" ning zhu, wang ling goh, weija zhang, kiat seng yeo, and zhi hui kong ieee transactions on very large scale integration (vlsi) systems, vol. 18, no. 8, august 2010.
[3] "Design and error-tolerance in the presence of massive numbers of defects," m.A. Breuer, s. K. Gupta, and t. M Mak, ieee des. Test Comput., vol. 24, no. 3, pp. 216-227, may-jun. 2004. [4] "A novel

[4] L. Sterpone, M. SonzaReorda and M. Violante, "Evaluating Different Solutions toDesign Fault Tolerant Sytems with SRAM-based FPGAs," Journal of ElectronicTesting: Theory and Applications, vol. 23, pp. 47-54, 2007.

[5] K. Kyriakoulakos and D. Pnevmatikatos, "A Novel SRAM-Based FPGA Architecture for Efficient TMR Fault Tolerance Support," International Conference on Field Programmable Logic and Applications, pp. 193-198, 2009.

[6] Breuer, M.A., S.K. Gupta and T.M. Mak, 2004. Defect and error tolerance in the presence of massive numbers of defects. IEEE Des. Test Comp., 21: 216-227. DOI: 10.1109/MDT.2004.8

[7] Breuer, M.A., 2005. Let's think analog. Proceeding of the IEEE Computer Society Annual Symposium, May 11-12, IEEE Xplore Press, pp: 2-5. DOI: 10.1109/ISVLSI.2005.48

8] Breuer, M.A. and H.H. Zhu, 2006. Error-tolerance and multi-media. Proceedings of the International Conference Intelligent Information Hiding and Multimedia Signal Process, (IIHMSP' 06), IEEE Xplore Press, Pasadena, USA., pp: 521-524. DOI: 10.1109/IIH-MSP.2006.265055

[9] Cheemalavagu, S., P. Korkmaz and K.V. Palem, 2004. Ultra low energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship. Proceedings of the International Conference Solid State Devices and Materials, (SSDM' 04), Tokyo, Japan, pp: 402-403.

[10] Chong, I.S. and A. Ortega, 2005. Hardware testing for error tolerant multimedia compression based on linear transforms. Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Oct. 3-5, IEEE Xplore Press, pp: 523-531. DOI: 10.1109/DFTVS.2005.38

[11] Chung, H. and A. Ortega, 2005. Analysis and testing for error tolerant motion estimation. Proceedings of the Defect Fault Tolerance in VLSI System Symposium, Oct. 3-5, IEEE Xplore Press, pp: 514- 522. DOI: 10.1109/DFTVS.2005.19