

(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 6, June 2016

# **Router 1X3 – RTL Design and Verification**

Nidhi Gopal<sup>1</sup>

Senior Project Faculty, Department of VLSI, National Institute of Electronics and Information Technology,

Aurangabad, India<sup>1</sup>

**ABSTRACT:** Routing is the process of moving a packet of data from source to destination and enables messages to pass from one computer to another and eventually reach the target machine. A router is a networking device that forwards data packets between computer networks. It is connected to two or more data lines from different networks (as opposed to a network switch, which connects data lines from one single network). This paper, mainly emphasizes upon the study of router device, it's top level architecture, and how various sub-modules of router i.e. Register, FIFO, FSM and Synchronizer are synthesized, and simulated and finally connected to its top module.

KEYWORDS: Router, Routing, Verilog, Questasim, Xilinx ISE

### I.INTRODUCTION

A **router** is a networking device that forwards data packets between computer networks. A router is connected to two or more data lines from different networks (as opposed to a network switch, which connects data lines from one single network). When a data packet comes in on one of the lines, the router reads the address information in the packet to determine its ultimate destination. Then, using information in its routing table or routing policy, it directs the packet to the next network on its journey. This creates an overlay internetwork. Routers perform the "traffic directing" functions on the Internet. A data packet is typically forwarded from one router to another through the networks that constitute the internetwork until it reaches its destination node.



Figure 1: Router Device: A networking Device that forward data packets.

### II. THEORETICAL BACKGROUND

A router is a device that forwards data packets along networks. It is connected to at least two networks, commonly two LANs or WANs or a LAN and its ISP's network and is located at gateways, the places where two or more networks connect. It is an OSI layer 3 routing device. It drives an incoming packet to an output channel based on the address fields contained in the packet header. Routers use headers and forwarding tables to determine the best path for forwarding the packets, and they use protocols to communicate with each other and configure the best route between any two hosts.



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 6, June 2016

Figure below, shows top level architecture of router, which include components like FIFO, Register, synchronizer, FSM and input and output signals between them.



Figure 2: Top level architecture of Router



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 6, June 2016



Figure 3: Diagrammatic Comparison between OSI Reference Model and TCP/IP Reference Model

### 1. Router packet:

**Packet format**: the packet consists of 3 parts: Header, payload and parity each of 8 bit width and the length of the payload can be extended between 3 between 1 byte to 63 byte.

Length Addr	byte 0	+	- Header
data[0]	byte 1	+	-
data[1]			
			Payload
data[N]	byte N+1	-	
parity	byte N+2	-	- Parity

Figure 4: Packet format of a Router

Header: Packet header contain two fields DA and length.

• DA: Destination Address of the packet is of 2 bits. The router drives the packet to the respective ports based on this destination address of the packets.



(An ISO 3297: 2007 Certified Organization)

### Vol. 5, Issue 6, June 2016

Each output port has 2-bit unique port address. If the destination address of the packet matches the port address, then router drives the packet to the output port. The address '3' is invalid.

• Length: length of the data is of 6-bits. It specifies the number of the number of the data bytes. A packet can have a minimum data size of 1 byte and a maximum size of 63 bytes.

If length =1, it means data length is 1 byte

If length =2, it means data length is 2 bytes

If length =63, it means data length is 63 bytes

**Payload:** payload is the data information. Data should be in terms of the bytes.

> **Parity:** This field contains the security check of the packet. It is calculated as bitwise parity over the header and payload bytes of the packet as mentioned below.

### 2. Router Input Protocol:

-

Figure 5: Router Input protocol

The characteristics of the DUT input protocols are as follows:

- Testbench Notes: All input signals are active high except low reset and are synchronized to the falling edge of the clock. This is because the DUT router is sensitive to the rising edge of the clock. Therefore, in the testbench, driving input signals on the falling edge ensures setup and hold time. But in the system Verilog/UVM based testbench, clocking block can be used to drive the signals on the positive edge of the clock itself and thus avoids metastability.
- > The packet\_valid signal is asserted on the same clock edge when the header byte driven onto the input data bus.
- Since the header byte contains the address, this the router to which output channel the packet should be routed to (data\_out\_0, data\_out\_1, data\_out\_2).
- Each subsequent byte of payload after header byte should be driven on the input data bus for every new falling edge of the clock.
- After the last payload byte has been driven, on the next falling edge of the clock, the packet\_valid signal must be de-asserted, and the packet parity should be driven. This signals packet completion.
- > The testbench shouldn't drive any byte when busy signal is detected instead it should hold the last driven values.
- > The `busy` signal when asserted drops any incoming byte of the data.
- > The "err" signal is asserted when a packet parity mismatch is detected.



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 6, June 2016

### 3. Router Output Protocol

Router Output Protocol:	annung annungen in VLSI Design
unnu.	mm
Augustanti tabilitati and	×19 ×19 ×19 ×19
read, and, a data, part, a	1 70 10 10 10 10 10
II : Header Byte PD : Paylond Data PR : Packet Parity byte + x = 9.1.2	

Figure 6: Router Output Protocol

The characteristics of the output protocol are as follows:

- > Test bench Note: All output signals are active high and are synchronized to the rising edge of the clock.
- Each output port data\_out\_X (data\_out\_0, data\_out\_1, data\_out\_2) is internally buffered by a FIFO of size 16X9.
- The router asserts the vld\_out\_X (vld\_out\_0, vld\_out\_!, vld\_out\_2) signal when valid data appears on the vld\_out\_X(data\_out\_0,data\_out\_1,data\_out\_2) output bus. This is a signal to the receiver's client which indicates the data is available on a particular output data bus.
- The packet receiver will then wait until it has enough space to hold the bytes of the packet and then respond with the assertion of the read\_enb\_X(read\_enb\_0.read\_enb\_1,read\_enb\_2) signal.
- The read\_enb\_X(read\_enb\_0,read\_enb\_`1 or read\_enb\_2) input signal can be asserted on the falling clock edge in which data are read from the data\_out\_X(data\_out\_0,data\_out\_1,data\_out\_2)bus.
- The read\_enb\_X(read\_enb\_0,read\_out\_1 or read\_out\_2) must be asserted within 30 clock cycles of the vld\_out\_X(vld\_out\_0,vld\_out\_1,vld\_out\_2) being asserted else time-out occurs, which resets the FIFO.
- The data\_out\_X (data\_out\_0,data\_out\_1 or data\_out\_2) bus will be tri-stated(high Z) during a scenario when a packet's header byte is lost due to time-out condition.

### 4. Router- Top Level block

The top level architecture of router is shown in the figure. The router module consists of FSM, REGISTER, SYNCHRONIZER, FIFO\_0, FIFO\_1, FIFO\_2.

During the course of the designing and implementing the whole module, we design each sub-module one by one individually using RTL coding in Verilog and then from the top we will instantiate all sub-module using structural style of modeling and using some constructs of advance Verilog also.

### 5. Router : FIFO



Figure 6: Router FIFO



(An ISO 3297: 2007 Certified Organization)

### Vol. 5, Issue 6, June 2016

### Functionality

There are 3 FIFOs used in the router design. Each FIFO is of 9 bits wide and 16 bit bytes depth. The FIFO works on the system clock and is reset with a synchronizer active low reset. The FIFO is also internally reset by an internal reset signal **soft\_reset**. **Soft\_reset** is an active high signal which is generated by the SYNCHRONIZER block during time out state of the ROUTER.

If **resetn** is low then full=0, empty=1 and data\_out=0.

The FIFO m/m size is 16X9. The extra bit in the data width is appended in order to detect the header byte. Lfd\_state detects the header byte of a packet.

The 9<sup>th</sup> bit is 1 for header byte and 0 for the remaining bytes.

### Write Operation:

- Signal **data\_in** is sampled at the rising edge of the edge of the clock when **write\_enb** is high.
- Write operation only takes place when FIFO is not full in order to avoid over\_run condition.

#### **Read operation:**

- The data is read from **data\_out** at rising edge of the clock, when **read\_enb** is high.
- Read operation only takes place when the FIFO is not empty in order to avoid under run condition.
- > During the read operation when a header byte is read, an internal counter is loaded with the payload length of the packet plus '1' (parity byte) and starts decrementing every clock till it reached 0. The counter holds 0 till it is reloaded back with a new packet payload length.
- > During the time out condition, full=0, empty=1.
- **data out** is driven to HIGH impedance state under 2 scenarios:
- When the fifo m/m is read completely (header+payload+parity).
- Under the time out condition of the Router.
- **Full-** FIFO status which indicates that all the locations inside FIFO have been written.
- **Empty-** FIFO status which indicates that all the locations of the FIFO have been read and made empty.
- Read and write operation can be done simultaneously.

#### 6. Router : SYNCHRONIZER

or full_1 3   empty_0 write enb   empty_1 sYNCHRONIZER   empty_2 image: state of the state o	+ fifo_full + vld_out_0 + vld_out_1 + vld_out_2 + soft_reset_0 + soft_reset_1 + soft_reset_2
---	--

Figure 7: Router Synchronizer

### **Functionality:**

This module provides synchronization between router FSM and router FIFO modules. It provides faithful communication between the single input port and three output ports.

- **detect\_add** and **data\_in** signals are used to select a FIFO till a packet routing is over for the selected FIFO.
- Signal **fifo\_full** signal is asserted based on full\_status of **fifo\_0** or **FIFO\_1** or **FIFO\_2**.
- If data\_in =2'b00 then fifo\_full=full\_0



(An ISO 3297: 2007 Certified Organization)

#### Vol. 5, Issue 6, June 2016

- If data\_in=2'b01 then fifo\_full=full\_1
- If data\_in=2'b10 then fifo\_full=full\_2 else fifo\_full=0
- > The signal vld\_out\_x signal is generated based on empty status of the FIFO as shown below :
- vld\_out\_0=~empty\_0
- vld\_out\_1=~empty\_1
- vld out 2 =~empty 2
- The write\_enb\_reg signal is used to generate write\_enb signal for the write operation of the selected FIFO.

There are 3 internal reset signals (**soft\_reset\_0**, **soft\_reset\_1**, **soft\_reset\_2**) for each of the FIFO respectively. The respective internal reset signals goes high if **read\_enb\_X** (**read\_enb\_0,read\_out\_1,read\_out\_2**) is not asserted within 30 clock cycles of the **vld\_out\_X**(**vld\_out\_0,vld\_out\_1** or **vld\_out\_2**) being asserted respectively.

#### 7. Router : FSM



Figure 8: Router FSM

### STATE-DECODE\_ADDRESS

 $\blacktriangleright$  This is the initial reset state.

Signal **detect\_add** is asserted in this state which is used to detect an incoming packet. It is also used to latch the first byte as a header byte.

### STATE-LOAD\_FIRST\_DATA

Signal lfd\_state is asserted in this state which is used to load the first data byte to the FIFO.

Signal busy is also asserted in this state so that header byte that is already latched doesn't update to a new value for the current packet.

This state is changed to LAOD\_DATA state unconditionally in the next clock cycle.

### STATE-LOAD\_DATA

In this state the signal ld\_state is asserted which is used to load the payload data to the FIFO.

Signal busy is de asserted in this state, so that ROUTER can receive the new data from input source every clock cycle,

Signal write\_enb\_reg is asserted in this state in order to write the Packet information(Header+Payload+Parity) to the selected FIFO.

This state transits to LAOD\_PARITY state when pkt\_valid goes low and to FIFO\_FULL\_STATE when FIFO is full.

### STATE-LOAD\_PARITY

- > In this state the last byte is latched which is the parity byte.
- ▶ It goes unconditionally to the state CHECK PARITY ERROR.
- Signal busy is asserted so that ROUTER doesn't accepts any new data.
- write\_enb\_reg is made high for latching the parity byte to FIFO.



(An ISO 3297: 2007 Certified Organization)

### Vol. 5, Issue 6, June 2016

### STATE-FIFO\_FULL\_STATE

- busy signal is made high and write\_enb\_reg signal is made low.
- Signal full\_state is asserted which detects the FIFO full state.

### STATE-LOAD\_AFTER\_FULL

- > In this state laf\_state signal is asserted which is used to latch the data after FIFO\_FULL\_STATE.
- Signal busy & write\_enb\_reg is asserted.
- ▶ It checks for parity\_done signal and if it is high, shows that LOAD\_PARITY state has been detected and it goes to the state DECODE\_ADDRESS.
- > If low\_packet\_valid is high it goes to LOAD\_PARITY state otherwise it goes back to the LOAD\_DATA state.

### STATE-WAIT\_TILL\_EMPTY

Busy signal is made high and write\_enb\_reg signal is made low.

#### STATE-CHECK\_PARITY\_ERROR

- > In this state rst\_int\_reg\_signal is generated, which is used to reset low\_packet\_valid signal.
- This state changes to DECODE\_ADDRESS when FIFO is not full and to FIFO\_FULL\_STATE when FIFO is
- full.
- Busy is asserted in this state.

### 8. **ROUTER: Register**



Figure 9: Router : Register

#### **Functionality:**

This module implements 4 internal registers in order to hold a header byte, FIFO full state byte, internal parity and packet parity byte. All the registers in this module are latched on the rising edge of the **clock**.

- Figure 1 If resetn is low then the signals (dout,err,parity\_done and low\_pkt\_valid) are low.
- The signal **parity\_done** is high under the following conditions:
- When signal **ld\_state** is high and signals (**fifo\_full and pkt\_valid**) are low.
- When signals **laf\_state** and **low\_pkt\_valid** both are high and the previous value of **parity\_done** is low.
- **rst\_int\_reg** signal is used to reset **low\_pkt\_valid** signal.
- detect\_add signal is used to reset parity\_done signal.
- Signal low\_pkt\_valid is high when ld\_state is high and pkt\_valid is low. Low\_packet\_valid shows that pkt\_valid for current state has been deasserted.
- First data byte i.e., header is latched inside an internal register when **detect\_add** and **pkt\_valid** signals are high. This data is latched to the output **dout** when **lfd\_state** goes high.
- Then signal **data\_in** i.e. Payload is latched to **dout** if **ld\_state** signal is high and **fifo\_full** is low.



(An ISO 3297: 2007 Certified Organization)

### Vol. 5, Issue 6, June 2016

- Signal data\_in is latched to an internal register when ld\_state and fifo\_full are high. This data is latched to output dout when laf\_state goes high.
- **Full\_state** is used to calculate internal parity.
- Another internal register is used to store internal parity for parity matching. Internal parity is calculated using the bit-wise xor operation between header byte, payload byte and previous parity values as shown below:

parity\_reg=parity\_reg\_previous^header\_byte ---- t1 clock cycle parity\_reg=parity\_reg\_previous^header\_byte ---- t1 clock cycle parity\_reg=parity\_reg\_previous^header\_byte ---- t1 clock cycle parity\_reg=parity\_reg\_previous^header\_byte ---- t1 clock cycle

- Last payload byte
- The err is calculated only after packet parity is loaded and goes high if the packet parity doesn't match with the internal parity.

### **III. SIMULATION RESULTS**

Following components of router were synthesized and simulated, using Xilinx ISE software. And Simulation results were observed. Following are the results obtained:



Figure 10 : Fifo output



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 6, June 2016



### Figure 11 : Fsm output

						530.645 ns		
Name	Value	Dins	200 ns	Ann anns	400 ns	6	00 ns	800 ns
le err	0							
parity_done	0							
16 low_packet_valid	1	1			and the second			
▶ 📲 dout[7:0]	140	8 O XX	00000000	26	00000	xxxxxxx	19	
1 clock	1	ມາມາມ		JUUU	ստուս	ուստ	սսսսսսս	mmmm
The resetri	1							
pkt_valid	1							
data_in[7:0]	140	0 34 ()	)000000C	26			196	
🎼 fifo_full	0							
la detect_add	0							
🚡 Id_state	1							
🚡 laf_state	0							
1 full_state	0							
16 Ifd_state	0							
1 rst_int_reg	0		increase intra					
🕨 👹 (31:0)	6	× 013	39552	8	2123	9902	8	
▶ 📑 DELAV[31:0]	10					10		

Figure 12: Synchronizer output



(An ISO 3297: 2007 Certified Organization)

### Vol. 5, Issue 6, June 2016

C	ру					499.868 ns		
Name	Value	0 ns		200 ns	400 ns		600 ns	800 ns
▶ 👹 data_out_0[7:0]	0	$\sim$				)		
data_out_1[7:0]	0	K				0		
data_out_2[7:0]	х	K	0				X	
14 vid_out_0	0							
Ug vid_out_1	0							
vid_out_2	0							
err	0							
Le busy	0							
1 dock	1							
16 resetn	1							
head_enb_0	0							
🚡 read_enb_1	0							
head_enb_2	1							
bkt_valid	0							
data_in[7:0]	36	00				36		
i[31:0]	14	X				14		
DELAY[31:0]	10					0		
-	St				100			

Figure 13: Top output

### **IV. CONCLUSION**

The Router1X3 is designed and verified successfully. Many coding bugs are debugged during the verification.

Scenarios like packets with payload length

- $\triangleright$ 8 byte
- 14 byte
- 16 byte
- 17 byte
- AAAAAAAA FIFO full state(observing busy signal)
- Good packet
- Packet which is never read
- Simultaneous read write operation
- ≻ Bad packet/corrupt packet

were driven from the testbench to determine the robustness of the design. And it was working seamlessly as shown by the coverage report produced by Questasim with 100% FSM state coverage, 81.81% FSM transition coverage, 96.42% toggle coverage, 92.40% statement coverage.



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 6, June 2016

### Figure 7: Coverage Summary: By structure, by type

Sie.117,947/Verling, Jahr Router	33.5ee/controleged.com	unney Mil	1			= C Q, Search	\$	0 4	ŧ.
n Coverage F	Report								
0									
whet in second									
unmary by Structu	re: Coverage Summ	nary by 1	lype:		295				
annuary by Structu	re: Coverage Summ	mary by 1	lype:	lines + Cer	\$2.98%		 		
aded in report	re: Coverage Suma Weighted Average Coverage Type 4 Statement	mary by 1	Type: Him + M 368	linas + Cer	82.98%				
nmary by Structu Coverage (%) * \$2.95% \$2.95%	re: Coverage Summ Weighted Average Coverage Type + Statement Bouch	mary by 1	Type: Bin + M 365	lisses • Core 12 17	<u>\$2.96%</u> araga (%) * 96.54% 91.54%		 		
nded in report	re: Coverage Summ Weighted Average Coverage Type + Statement Boach FEC Expression	1 100 1 100	Type: 169 + M 368 169 3	linnes = Cert 12 100 17 11	82.98%				
adol a report	Te: Coverage Summ Weighted Average Coverage Type * Statement Branch FEC Expression FEC Condition	nary by 1   100 + 1   380   106   16	Type: 169 5 70	linses = Cee 12 17 1 16	82.98% Hangi (%) 4 (46.54% 90.54% 83.33% 83.33%		 		
animary by Structu 	re: Coverage Summ Weighted Average Coverage Type + Statement Branch FEC Expression FEC Condition Toggle	mary by 1 	Fype: 169 + M 363 169 3 70 396	10000 = Cee 12 17 1 1 16 330	82.98% erzps (%) * 66.54% 90.56% 83.33% 81.39% 54.54%				
Summary by Structu a • Coverage (%) • 6 42,95% 42,31%	re: Coverage Summ Weighted Average Coverage Type + Statement Brouch FEC Condition Teggle FSM State	mary by 1 1000 • 1 380 106 6 16 726 1	Fype: Eins + M 368 169 5 70 396 8	isses • Cee 12 17 18 19 330 0	82.98% 17294 (%) 14 96.54% 83.33% 83.33% 54.54% 140.60%				

### Figure 14: Coverage report by instance

Questo Coverage R	eport.		8								0	0
6 + 0 March	(Billion)	ng belo Rea	entitioneria			+ C ] Q Second	\$	0	+			=
Questa ( Scope: / <u>router</u>	Cove	rage	Sumi 1	nary								
Local Instance	Covera	ge Deta	ulls:									
Weighted Averag	×.			89.79%								
Coverage Type	- Bier -	Her.	Misses .*	Converge (%) .								
Statement	3	1 35	1	92.10%								
Deansch	5	46	7	\$6.79%								
FLC Conditions	2	24	1 5	82.75%								
Totale	5	6 34	2	96.42%								
ESM State	1 1	1	0	100.0015								
FSM Transition	2	2 18	4	81.81%								
Scope Details:												
Instance Path:	e DUT I	64										
Design Unit Nam	#2											
Languaget	1900											
Verslog												
Source File:	NO.Y											
		No. of Concession, Name	-	-						and the second second		
3	-20		1 21	🕖 M 🔛		a la			1.1	0	1	

Figure 15 : Coverage Report



(An ISO 3297: 2007 Certified Organization)

### Vol. 5, Issue 6, June 2016

### V. ACKNOWLEDGEMENT

The author would like to thank Mrs. Susmita Nayak, and Mr. Putta Satish, Faculty of VLSI, Maven Silicon Institute, for their time –to-time and proper guidance, continuous support and engagement in this research.

#### REFERENCES

- [1]. Verilog HDL:- Samir Palnitkar
- [2]. System Verilog:- Chris Spear
- [3]. The ASIC Website: <u>www.asicworld.com</u>
- [4]. www.google.com/fifo-theory-verilog
- [5]. www.wikipedia.com
- [6]. Liang Qin, Thomas Kunz, "Adaptive MANET Routing: A case study" Springer:, Vol 5198, pp 43-57.
- [7]. Clausen Ed., T., Jacquet, P." Optimized link State Routing Protocol (OSLR)", RFC 3626
- [8]. Johnson, D.B., et al.: "DSP: The Dynamic Source Routing Protocol for Multi Hop Wireless Ad Hoc Network". In: Perkins, C.E.(ed.) Ad Hoc Networking, ch. 5, pp 139-172. Addison Wesley, Reading(2001).

#### BIOGRAPHY



The author, Nidhi Gopal, did her BTech in Electronics and Communication and Mtech in VLSI from Jayoti Vidyapeeth Women's University, Jaipur, Rajasthan, India. She is presently working with National Institute of Electronics and Information Technology, Aurangabad as a Senior Project Faculty.