

An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 2, March 2016

4th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '16)

10th-11th March 2016

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India.

Performance Analysis of 4 Bit & 8 Bit Vedic Multiplier for Signal Processing

Vaithiyanathan Gurumoorthy¹, Dr.S.Sumathi²

PG Scholar, Department of VLSI Design, Adhiyamaan College of Eng, Hosur, Tamilnadu, India¹

Professor, Department of ECE, Adhiyamaan College of Eng, Hosur, Tamilnadu, India²

ABSTRACT: Vedic multiplier is hinged on the ancient algorithms This work is based on all the sutras(formula) in vedic mathematics. This formula is meant for faster mental calculation than normal multiplication. In general though the simulation is faster even it implemented in hardware, it consumes more power. This paper presents a technique to modify the architecture of the Vedic multiplier by using some existing methods in order to reduce power and improve signal processing application . Here different bits encoded for Vedic multiplier Verilog HDL and Synthesized using Synopsys Design Compiler. The performance is compared in terms of area, data arrival time and power with earlier existing architecture of Vedic multiplier. Signal Processing involves lot of multiplications which consumes more time can be negligible by the new algorithms. This paper proposes an approach for signal processing using Vedic Mathematics which performs faster multiplication compared to the conventional algorithms such as Booth and Array Multiplication Algorithm. Time required by the algorithms for processing signals are then compared using the experimental results.

KEYWORDS: Fast Multiplication, Nikhilam sutra, Signal processing, Vedic multiplier.

1. INTRODUCTION

Multipliers are important component in today's image signal and other digital signal processing applications. Technological advancement in brought to design multipliers which makes design with high speed, low power consumption, less area or even combination of them in one multiplier thus making them suitable for various high speed, low power and compact VLSI implementation Thus, integrating Vedicmathematics for the multiplier design will improve the speed of multiplication operation in multiplier.Asimpledigitalvedicmultiplier architecture based on the Urdhva Triyak bhyam Sutrais used.Thisformula(sutra)wasusedinancientIndiaforthe multiplicationoftwodecimalnumbersinrelativelylesstime. The multiplier architecture is based on UrdhvaTiryagbhyam(vertical and cross-wise algorithm) sutra The4x4multiplicationhasbeenperformedinasinglestepinUrdhvaTiryagbhyamsutra[1],whereasinshiftandadd (conventional) method, four partial products have to be added to get the result. Thus, by using Urdhva Tiry agb hyam the set of the seSutrainbinary multiplication, the number of steps required calculating the final product will be reduced and hence the steps of the sthere is a reduction incomputational time and increase in speed of the multiplier. Two prominent measurements are associated with multiplication algorithms that are latency and throughput of system. The Latency is defined as the real time delay of a computation and the measure of computations can be done during given processing time. The execution time in DSP systems are dependent on multipliers so we need supreme multipliers. The mathematical operations using, Vedic Method is efficient and has requirement, this can be used to improve the computational speed of processors.

This paper describes the designmultiplier based on Urdhva-Tiryakbhyam sutra (Vertically and Crosswise technique) of Vedic Mathematics using EDA tool. In this paper the vedic multiplier brings a change in efficiency of a processor than any other system with improved speed to any digital processor.



An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 2, March 2016

4th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '16)

10th-11th March 2016

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India.

II.ALGORITHM

These algorithms which can be applied to various branches of engineering such as computing and digital signal processing[2]. Implementation of Multiplier Using Vedic Algorithm based on the natural principles on which the human mind works effectively than normal mathematical calculation which implied in technology gives better speed to the processor.

These Sutrasalong with their briefmeanings are enlisted below alphabetically.

- 1) (Anurupye)Shunyamanyat-Ifoneisinratio,theotheriszero.
- 2) ChalanaKalanabyham-Differencesandsimilarities.
- 3) EkadhikinaPurvena-ByonemorethanthepreviousOne.
- 4) EkanyunenaPurvena-Byonelessthantheprevious one.
- 5) Gunakasamuchyah-Factorsofthesumisequaltothe sumoffactors.
- 6) Gunitasamuchyah-Theproductofsumisequaltosum of the product.
- 7) NikhilamNavatashcaramamDashatah-Allfrom9and lastfrom10.
- 8) ParaavartyaYojayet-Transposeandadjust.
- 9) Puranapuranabyham-By the completion or noncompletion.
- 10) Sankalana- vyavakalanabhyam-By addition and by subtraction.
- 11) ShesanyankenaCharamena-The remaindersbythelast digit.
- 12) ShunyamSaamyasamuccaye-Whenthesumissame thensumiszero.
- 13) Sopaantyadvayamantyam-Theultimateandtwicethe penultimate.
- 14) Urdhva-tiryakbhyam-Verticallyandcrosswise.
- 15) Vyashtisamanstih-PartandWhole.
- 16) Yaavadunam-Whatevertheextentofitsdeficiency.
- 7) Theremainderremainsconstant
- 8) The firstbythefirstandthelastbythelast

III.MULTIPLIER ARCHITECTURE

A. Architecture of Vedic multiplier

Processing of images or video signal on Field Programmable Gate Array is complicated, since it needs separate architectures to process the image. To facilitate these operations, Matlab, Simulink and Xilinx system generator tools, which convert the image into suitable formats that are supported by FPGA, are used. An Instrumental role in generating VHDL/VERILOG code in tune with algorithms designed in Simulink[3]. The generated code will be dumped into FPGA and then it performs operations on image. Use of multiplier algorithm in image processing effectively reduces total design time of a system. A multiplier design using Vedic mathematics was presented gives idea for designing the multiplier and adder unit was implemented from ancient mathematics "Vedas". Based on those sutras(formulae), the partial products and sums are generated in single line which reduces the carry propagate from LSB to MSB. The implementation of the Vedic method and digital application to the complex multiplier made substantial reduction in propagation delay and comparison with coventional based architecture and vedic implementation which are most commonly used architectures. The implementation on xilinx is shown.



An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 2, March 2016

4th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '16)

10th-11th March 2016

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India.



B. Partial Products Equations

Considertwo4-

bitbinary numbers a 3 a 2 a 1 a () and b 3 b 2 b 1 b 0. The partial products [5] (P7P6P5P4P3P2P1P0) generated are given by the following equations:

- i. $P_0=a_0b_0$
- ii. $P_{1}=a_{0}b_{1}+a_{1}b_{0}$
- iii. $P_2 = a_0b_2 + a_1b_1 + a_2b_0 + P_1$
- iv. P3=a0b3+ a1b2+ a2b1+ a3b0+P2
- v. P4= a1b3+ a2b2+ a3b1+P3
- vi. $P_5 = a_1b_2 + a_2b_1 + P_4$
- vii. $P_{6} = a_{3}b_{3} + P_{5}$
- viii. P7= carryofP6

UrdhvaTiryakbhyam Sutra is a general multiplication formula applicable to all cases of multiplication [4]. It literally means "Vertically and Crosswise". The square is divided into rows and columns where each row/column corresponds to one of the digit of either a multiplier or a multiplicand. Thus, each digit of the multiplier has a small box common to a digit of the multiplicand [5]. Each digit of the multiplier is then independently multiplied with every digit. In this paper, image processing operations using Field Programmable Gate Arrays (FPGA). The architecture of 2x2 and 4x4 bit Vedic multiplier modules such that "Urdhva-Tiryakbhyam" (Vertically and Crosswise) sutra(formula) is used to construct an architecture for the multiplication of two binary numbers(any bit). The impact of Vedic multiplier is partial product generation and additions are execute concurrently. Hence, this is well adapted to parallel processing. This feature makes it more effective for binary multiplications. This in turn increase speed and reduces delay.

IV. RESULTS AND DISCUSSION

The time taken for multiplication operation has reduced by employing the Vedic algorithms. The proposed Vedic multiplier architecture exhibits speed improvements[6]. The computational path delay for 4-bit and 8-bit Vedic multiplier is 5.352 ns and 8.751 ns. In this paper, 4x4 bit Vedic multiplier using "UrdhvaTiryakbhyam" Sutra(formula) is implemented in Very High Speed Integrated Circuit Hardware Descriptive Language(VHDL Code). Logic synthesis and simulation was done using EDA (Electronic Design Automation) tool in XilinxISE9.2i - Project Navigator and ISim simulator integrated in the Xilinx package respectively. Table displays the comparison of results of the proposed Vedic multiplier with the Conventional multipliers in time



An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 2, March 2016

4th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '16)

10th-11th March 2016

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India.

delay (nanoseconds). The combinational path delay obtained for the proposed 4x4 bit Vedic multiplier is 5.32 ns whereas the result of other multiplier are more time consumed than proposed one. Corresponding results of simulation and synthesis have shown below



Figure 2: Result of 4-bit multiplier

Office And State Balant Source Ba	and Shider and	-	-	-			
ALDAU-YAR	Line (122 Aut		-				100
LA TOTAGE	22.00	1000	0.0		CPA NA	ST. BAR STREAM	
1111	Tariar Istaviu			_			
loans to System technologie							
E-state.br	All WOME SUSSESS	d in test	mindi 1	191			
D-048204							
Suk - breadlast, s	String contraints	Istail a	ab and a	-14			
* Stand brands	foto: unders if a	retike / dat	15.3 (et .) (et .) (et .)	(00112)	107.6		
A Summer and							
Save gibern Diles.	beag:	8.5524	Lavena	of \$195	1.4.8		
1	Institution	100 17					
And a state of the							
- Milerelara	Jaco Fechi scile 1	1.64.1					
Tanalin land		1	98.8	1043	and the second second		
T incluint and	CALTUR-DAW.	14340	14.24	Secal	refine and the second		
S Intelline	100712-00		1.65	0.760	1.1 (197 (1.1 (197)		
V DyCodate	1876-12-10		1.00	0.738	his act, and is setting		
Fait Sedence 157	1375-12-00		1.08	3.58	fillows add		
Wins Instea Based	1994(2)-50		1.00	9.000	Fat/Box aim cottrid (00)		
a mailtiness	1000 000	,	7.014	9.00	AUDICEN COLUMN		
7 No fictorig/Item	Cherry				Friday (Loss)		
[] Out late	Trial.		3.2508	2 (2.55	Sur Xopic, 1,708ar contei		
R () Long Tarly Sec.				(25.)6	Biglit, 98.70 CILMA		
a deveryor						5	
I	TT + 11.75 + 11.8	8124	mi i 22.	m / 21	26.8		
CPasses					In an a law		
	Electroni 200	erent S	10.00	185	count (Bublishe () here	A.A. Topof	
LANCES Decides - Dig	est, spolo in steiger	4 3 d ser	it stat.				1
Tried 5-bit 1912	for signal moders.						
read t-bit and	tor region income						
These cross-sites	to topic second						
CONTRACTOR OF A DESCRIPTION OF A DESCRIP	201-02-100	1000					
Hone Ores To	Anh Brow M	n/a/bo					
ND:							A TOTAL MAY IS A
a second s							

Figure 3: Report of 4-bit multiplier

Synthesis result shows that for 4-bit multiplication maximum combinational path delay 5.352 ns.



Figure 4: Result of 8-bit multiplier

2135 43	5808 mm	LACS		12	02 1 1 1		
	Tistop (ets.)						
South for	All values singleyed as associated (set						
AX FOR							
Aver 1 Description	Toning coverances i belegit perk wadante Tonar waden ut perior i dertiningun portes 1020 / 20						
minu Pan	Leing)	8.75264	(beneta)	of high	(+ 3)		
	Bestalan ana	2114-18	а,				
ta nde 5 desemb	Auto Palla ville :	o pile.					
Seattle-Loss	PRI LIBRORE	-	Sept.	241	Annual Rest and Rest		
industranty					performance		
ing tille	33月(1-0)		11-528	0.835	1,1,049 (1,2,049)		
(a (a Aan)	MID Dool		1,000	0.735	Bill and social and		
print of	MTG That.		1.00	6.996	Estricary south		
The Selas Fand	MT0-Th-1		1.000	0.770	Fift/Dearly dealed		
New PT, SHORE	3474(35-11		3.000	0.739	Fall-Instit, Arolle's		
Tau hermater) //	-10TH-31->1-		1.000	0.190	Fib/fowls method		
Cited Lote	10110-11-01		0.000	0.133	\$12/Box you beauty 1 14/131		
Ennas Parlota	(#21)3-03		8.402		Fiden meet		
advant Serge	Bank.				the local A littles control		
No				136-8	ages, etch routs		
Fasting Institut				14 V 14			
	E						
- Electrony	Interiore Sta	and G		134	nouv Steam (1000	a Blander Storestand	
	_						
In the second second	and Personal Fills	and the	a national				
out Oraci To	and I Brann I W.						
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			_				14 2010/18 10
		_					

Figure 5: Report of 8-bit multiplier



Volume 5, Special Issue 2, March 2016

International Journal of Innovative Research in Science, Engineering and Technology

An ISO 3297: 2007 Certified Organization

4th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '16)

10th-11th March 2016

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India.

Synthesis result shows that for 8-bit multiplication maximum combinational path delay 8.751 ns.

	Vedic multiplier	Booth multiplier	Wallace tree multiplier
4- bit	5.35	7.45	9.33
8- bit	8.75	10.32	12.65



Figure 6, RTL schematic of 4x4 bit Vedic Multiplier

The RTL (Register Transfer Level) of the 4x4 bit Vedic multiplier contains four 2x2 bit Vedic multiplier as vedic_multi_struct v1, v2, v3, v4 and three 4-bit Ripple Carry Adder as rc_adde v5, v6, v7 is shown in Figure 6, the simulated results obtained from the figure shown for verification. In behavioral simulation we tested for input bits: -Input value of "0100" (in decimal number system 4) and "0100" (decimal number system 4) as and we get "00001000" as output (decimal number system 8). The inputs of 4-bits are converted into the input of 2-bits. The input for MSB (Most Significant Bit) & LSB (Least Significant Bit) of multiplier are h=01 and kl=00, when the input for MSB (Most Significant Bit) & LSB (Least Significant Bit) of multiplier are h=00 and ll=01. Finally, the output1=00010000, gives the final 8-bit result. However the rest signals establish the intermediate results like partial products (sum & carry).

Vedic Algorithm For Signal Processing Application

The above Vedic algorithm implemented in image processing application to enhance the image quality by Vedic calculations will give a successive variation in timings and power consumption of multiplier device. This type of multiplier increases the efficiency of the overall system or processor. The microprocessors used thus far have standard INTEL architecture that is suitable for conventional mathematical methods. Even Vedic methods have achieved substantial time and power savings. If processor architecture are convenient for Vedic methods designed, then one can further reduce the processing time. Since Vedic algorithms utilize decimal digits directly for their operations, it is considered appropriate to use binary coded decimal (BCD) architectures in place of the binary architecture presently used the world over. VLSI technology can provide the necessary design and simulation tools to develop processors based on BCD architecture. Such processors would be most suitable for implementing Vedic algorithms and may offer further savings in processing time.

Table 1: Comparison of multiplier results



An ISO 3297: 2007 Certified Organization

Volume 5, Special Issue 2, March 2016

4th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '16)

10th-11th March 2016

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India.

V. CONCLUSION

Vedic formulae are based on the fundamentals. It can be used for many applications in Engineering and Technology. This interesting field presents some effective algorithms which can be applied to design of Digital filters. The potential of this field can be used efficiently to solve the real world problems. With use of Vedic multiplier it is possible to reduce area, increase speed, decrease power consumption and to reduce complexity of digital FIR and IIR filters. It is possible to carry out research work on uses of Vedic mathematical algorithms over traditional (existing) methods in FIR and IIR filters that will provide effective results for de-noising of biomedical Signals. FIR and IIR filtering consists of operations like multiplication, addition. By using Vedic sutras fundamental entities of FIR and IIR filters can be implemented to achieve merits like reduced area, fast speed etc.

REFERENCES

[1]A High-Performance FIR Filter Architecture For Fixed And Reconfigurable ApplicationsMohanty, B.K.; Meher, P.K.Very Large Scale Integration (VLSI) Systems, IEEE Transactions OnYear: 2016, Volume: 24, Issue: 2Pages: 444 - 452, DOI:

10.1109/TVLSI.2015.2412556IEEE Journals & Magazines.

[2]Jagadguru Swami Sri BharatiKrisnaTirthaji Maharaja, Vedic Mathematics: Sixteen Simplemathematical Formulae From The Veda. Delhi(1965). Discover Of Vedic Mathematics.

[3]Implementation Of Image Processing Lab Using Xilinx System Generator Kanna Anil Kumar, M Vijayakumar, Society For Science And Education, United Kingdom

[4]An Efficient Floating Point Multiplier Design For High Speed Applications Using KaratsubaAlgorithm And Urdhva-TiryagbhyamAlgorithmArish, S.; Sharma, R.K.Signal Processing And Communication (ICSC), 2015 International Conference OnYear: 2015Pages: 303 - 308, DOI: 10.1109/Icspcom.2015.7150666IEEE Conference Publications

[5]Novel Vedic Mathematics Based ALU Using Application Specific ReversibilityJadhav, K.; Vibhute, A.; Iyer, S.; Dhanabal, R.Intelligent Systems And Control (ISCO), 2015 IEEE 9th International Conference OnYear: 2015Pages: 1 - 5, DOI: 10.1109/ISCO.2015.7282231IEEE Conference Publications

[6]Simulation And Implementation Of Vedic Multiplier Using VHDL Code" By Gvaithiyanathan, K.Venkatesan, S.Sivaramakrishnan, S.Siva, S.Jayakumar. International Journal Of Science & Engineering Research Volume4,Issue1,January 2013 ISSN 2229-5518 IJSER 2013.

[7]Shen-Fu Hsiao, Jun-Hong Zhang Jian, And Ming-Chin Chen "Low Cost Fir Filter Designs Based On Faithfully Truncated Multiple Constant Multiplication/Accumulation" IEEE Transactions On Circuits And Systems-II: Express Briefs, Vol.60, No.5, May 2013.

[8]FIR Filter Design Based On Retiming Automation Using VLSI Design MetricsYagain, D.; Vijaya, K.A.Technology, Informatics, Management, Engineering, And Environment (TIME-E), 2013 International Conference OnYear: 2013Pages: 17 - 22, DOI: 10.1109/TIME-E.2013.6611956IEEE Conference Publications

[9]J. G. Proakis And D. G. Manolakis, Digital Signal Processing:Principles, Algorithms And Applications. Upper Saddle River, NJ, USA:Prentice-Hall, 1996.