Design and FPGA Implementation of Efficient LMS Adaptive Filter with Low Adaptation Delay

Anjana D¹, Jemti Jose²
P.G. Student, Department of Electronics and Communication Engineering, St. Joseph’s College of Engineering and Technology, Kerala, India¹
Assistant Professor, Department of Electronics and Communication Engineering, St. Joseph’s College of Engineering and Technology, Kerala, India²

ABSTRACT: The Least Mean Square adaptive filters are widely used in signal processing, measurement and analysis of continuously changing parameters and signal analysis. The conventional LMS algorithm does not support pipelined implementation because of its recursive behaviour thus it is modified to a form called the delayed LMS (DLMS) algorithm, which allows pipelined implementation of the filter. Existing architectures for the LMS algorithm with delayed coefficient adaptation have large adaptation delay and the convergence behaviour gets degraded. The main aim of this project is to reduce the area-delay product, adaptation delay and mean square error of a Delayed Least Mean Square (DLMS) adaptive filter. For achieving lower adaptation-delay and area-delay efficient implementation, a partial product generator is used. For further reducing the delay we are using Parallel Prefix Adders in partial product generator. The proposed structures are synthesized using Xilinx ISE Design suite 14.2 and implemented on Spartan6. From the comparison of these structures we can see that the Partial Product Generator (PPG) architecture is the best for implementation of lower delay adaptive filter.

KEYWORDS: Least mean square adaptive filter, parallel prefix adder.

I. INTRODUCTION

The filter is a necessary component in communication world. It can eliminate the unwanted signals from useful information. The removal of unwanted signals or noise through the use of optimization theory is becoming popular, particularly in the area of adaptive filtering. The algorithms used greatly minimizes the mean square of the error signal, which is the difference between the reference signal and the filter output, by removing unwanted signals on the basis of statistical parameters. The LMS algorithm is the most popular method for adaptive filtering, which have made it widely adopted in many applications. LMS adaptive filter involves a long critical path due to an inner-product computation in the multiply and accumulate unit to obtain the filter output. The critical path is reduced by pipelined implementation when the desired sample period is exceeded. The conventional LMS algorithm does not support pipelined implementation because of its recursive behaviour thus it is modified to a form called the delayed LMS algorithm. The idea behind LMS filter is to update the filter weights to converge to the optimum filter output. The algorithm starts by assuming small weights, in most cases by assuming zero, and at each step the weights are found and updated. If the MSE is positive, the error increases positively which means we need to reduce the weights. If the gradient is negative, weight need to be increased. The negative sign of mean square error indicates that, we need to change the weights in a direction opposite to that of gradient slope. The mean-square error which is a function of filter weights is a quadratic function which has only one extreme, which minimizes the mean-square error, is the optimal weight. The LMS thus, approaches towards this optimal weight by ascending or descending down the mean square-error verses filter weight curve.
II. RELATED WORK

Pramod Kumar Meher et al [1] discussed an efficient architecture for delayed least mean square adaptive filter. A novel partial product generator and optimized pipelining across the time consuming blocks are designed to achieve lower adaptation delay and lower area delay power. From the synthesis results, it is found that the proposed design offers nearly 17% less area-delay product (ADP) and nearly 14% less energy-delay product (EDP) than the best of the existing systolic structures, on average, for filter lengths N=8, 16, and 32.

R. Woods et al [2] discussed the behaviour of the Delayed LMS (DLMS) algorithm. The step size in the coefficient update plays an important role in the convergence and stability of the algorithm. Therefore an upper bound for the step size is derived for ensuring the stability of the DLMS. The relationship between the step size, the convergence speed and the effect of the delay on the convergence speed are also studied in this work and the problem of efficient realization of a DLMS transversal adaptive filter is investigated.

L. D. Van et al [3] proposed an efficient systolic architecture for DLMS adaptive finite impulse response (FIR) digital filter based on a new tree-systolic processing element. Studies are conducted to reduce the delay, a tree structure is provided. The proposed efficient systolic architecture that maintains satisfactory convergence performance has the same lowest critical period as that in conventional circuit, finite driving or update, and high degrees of modularity and locality at no extra area cost.

R. P. Brent et al [4] discussed an efficient way to reduce the chip area and design cost. The model presented is intended to be general and realistic at the same time to apply current VLSI technology. Here it is assumed that the gates which compute logical function of two inputs in constant time. An output signal can be divided into two signals in constant time, and the cases of wires are also considered. In this work the area is reduced by maintaining the regularity, regularity of layout is an important criterion in VLSI design, without reducing the number of gates.

III. MATERIALS AND METHODS

In this project a DLMS filter is designed with pipelined partial product generator for reducing the adaptation delay. Different modification methods are suggested to reduce the area of the system and adaptation delay. The proposed system was coded in Verilog and synthesized in Xilinx ISE Design Suite 14.2.

IV. ALGORITHM USED IN PROPOSED SYSTEM

An adaptive filter is a system having a linear filter which has a transfer function that is controlled by variable parameters and which adjust those parameters according to an optimized algorithm. An adaptive filter is a device that models the relation between two signals in real time in an iterative manner. A systolic architecture with minimal adaptation delay and input or output latency, for improving the convergence behaviour near to that of the original LMS algorithm is to be designed. The use of delayed weight in the LMS algorithm has enabled the design of filter architectures for real-time transversal adaptive filtering. The block diagram of the DLMS adaptive filter is shown in Figure 1 where the adaptation delay of m cycles shows the delay introduced by the whole of adaptive filter structure consisting of FIR filtering and the weight updating process. It is shown that the adaptation delay of conventional LMS can be divided into two parts: one part is the delay formed by the pipeline stages of the multiply and accumulate (MAC) unit in FIR filtering, and the other part is due to the delay involved in the weight update process. Based on the decomposition of delay, the DLMS adaptive filter can be implemented as shown in Figure 1.
V. PROPOSED SYSTEM

There are mainly two computing blocks in the adaptive filter architecture:

- Error computation block
- Weight-update block

The design methods of the proposed structure to minimize the adaptation delay in the error-computation block and weight update block is discussed in this section.

Error computation block

In the error computation block the input signal is given to both the delay element D and the 2-bit PPG in figure 2 and the other input to PPG is the output from the weight update block, which is the updated weight. N number of 2-bit partial product generators (PPG) are needed for an N tap filter. The proposed structure for error-computation unit of an N-tap DLMS adaptive filter is shown in figure 2. It consists of N number of 2-bit partial product generators (PPG) corresponding to N multipliers and L/2 binary adder trees, where L is the sample size, followed by a single shift add tree. Each sub-block is described in detail.

Structure of Partial product generator

Partial product generation is the first step in binary multiplication. These are the intermediate values which are generated based on the multiplier input. If the multiplier bit is ‘0’, then partial product row will be zero, and if it is 1, then the multiplicand is copied. From the 2nd bit multiplication onwards, the partial product row is shifted one unit left. In signed multiplication, the sign bit is extended to the left. Partial product generators for a multiplier consist of a series of AND gates as shown in figure 3. The main operation while multiplying two numbers is addition of the partial products formed.

Thus, the speed of the multiplier depends on the performance of the adder which is the core of the multiplier. To achieve higher performance, the multiplier should be pipelined. A Partial Product Generator is shown in figure 3. In modified DLMS the multiplier inputs are grouped by two bits each. Thus the number of partial product will get reduced.
to half the number that is produced while bit by bit multiplication is done. If L is the length of input sample then PPG consist of L/2 number of 2-to-3 decoders and the same number of AND/OR cells.

Structure of AOC

The structure of an AOC (AND OR Cell) consists of three AND cells and two OR cells. The input to an AND cell is n-bit input w and a single bit input b, and consists of n AND gates. It distributes all the n bits of input w to n AND gates as one of the inputs. The other inputs of all the n AND gates are fed with the single bit input b. The output of weight update block is shown as w, it is given as one of the input to AOC. An AOC is shown in figure 5.4.

Adder-Tree Optimization

We have performed the shift-add operation on the inner partial products of each PPG separately to obtain the product value and then added all the product values to compute the desired inner product. But the shift add operation to obtain the product value increases the word length, and thus increases the adder size of N-1 additions of the product values. To avoid such increase in word length of the adders, we add all the N partial products of the same place value from all the N PPGs by one adder tree. The adder tree and shift add tree for the computation can be truncated for further optimization of area and delay complexity. To reduce the computational complexity, some of the LSB bits of inputs of the adder tree can be truncated, while some guard bits can be maintained to minimize the impact of truncation on the error performance of the adaptive filter. We can understand adder tree optimization from figure 5.
Fig 5: Structure of adder tree

Pipelined Structure of the Weight-Update Block

The structure for the weight-update block is shown in figure 6. In this block the error signal obtained from the error computation block is multiplied with the input sample and the product is added with the previous weight bit to get the updated weight. As the filter output approaches the desired output, the error signal gets minimized. After some iterations the desired signal and the filter output become equal, that is, we get the desired filter output, then the error signal will be zero and the system holds the filter output.

VI. MODIFIED SYSTEM

The conventional DLMS adaptive filter is modified to reduce the area-delay product, adaptation delay and Mean Square Error. The modifications done are as follows:

1. Decoder and AOC (AND OR Cell) sections in PPG blocks are replaced with 4:1 multiplexers.
2. Ripple carry adders used in the adder tree are replaced with parallel prefix adder (Kogge stone adder).
3. LSB bits of inner partial products are truncated.
4. Modified kogge stone adder with triple carry operator is used to reduce delay.

I. Decoder and AOC (AND OR Cell) sections in PPG blocks are replaced with 4:1 multiplexers

The Partial Product Generator consists of a 2 to 3 decoder and an AND OR Cell. A two bit input is given to the 2 to 3 decoder and 4 inputs are given to AOC. These two blocks can be replaced by a 4:1 multiplexer in which the two inputs to the decoder is taken as the select line of the multiplexer and the 4 inputs to the AOC is taken as the inputs to the multiplexer. The figure 7 shows a single block of PPG and 4:1 mux.

Fig 7: Decoder and AOC replaced with 4:1 mux

II. Ripple carry adders used in the adder tree are replaced with Parallel Prefix Adder (Kogge stone adder).

The ripple carry adders used in the adder tree of Partial Product Generator are replaced with kogge stone adders to reduce the delay of the filter and circuit complexity. The Kogge Stone Adder (KSA) has a regular layout. Another reason the KSA is the favored adder is its minimum fan out or minimum logic depth. Therefore, the KSA becomes a fast adder but with large area. KSA is family of prefix trees that use the fewest logic levels. The 16 bit kogge stone adder uses black cells and gray cells and it won’t use full adders. The 16 bit KSA uses 36 BC’s and 15 GC’s. And this adder operates on generate and propagate blocks. So the delay is less when compared to the Sparse Kogge stone Adder and Spanning Tree Adder. For KSA there are no full adder blocks like SKA and STA. The Kogge Stone adder is a form of carry look-ahead adder. It generates the carry signals and is considered as the fastest adder design possible. It is the most common architecture for fast adders. In Kogge stone adder, carry is generated fast by computing them in parallel at the cost of increased area. Tree structures of carry propagate and generate signals in 8-bit Kogge-Stone Adder (KSA) is shown in figure 8. Carry generation network is the most important part in tree adders, and it consists of three components Black cell, Grey cell and buffer. Black cells are used in the computation of both generate and propagate signals. Gray cells are used in the computation of generate signals which are needed in the computation of sum in the post-processing stage. Buffers are used to balance the loading effect.
III. LSB bits of inner partial products are truncated

The adder tree and shift add tree for the computation of filter output can be reduced for further optimization of area, delay, and power complexity. The dot diagram of the adder tree is shown in figure 9. Each row of the dot diagram contains 10 dots, which represent the inner partial products generated by the partial product generator, for W = 8. We have four sets of partial products corresponding each set of multiplier, since L = 8. The final sum without truncation should be 18 b. However, we use only 8 b in the final sum, and the rest 10 b are finally discarded. To reduce the computational complexity, some of the LSBs of inputs of the adder tree can be truncated, while some guard bits can be used to minimize the impact of truncation on the error performance of the adaptive filter. In figure 9, four bits are taken as the guard bits and the rest six LSBs are truncated. To have more hardware saving, the bits to be truncated are not generated by the PPGs, so the complexity of PPGs also gets reduced.
IV. Modified kogge stone adder with triple carry operator is used to reduce delay

When compared to kogge stone adder with fundamental carry operator modified kogge stone adder with triple carry operator is having a less delay. Thus the gray cell in the kogge stone adder is replaced with triple carry operator. To improve the speed of operation of a kogge stone adder a new operator named triple carry operator is used. Triple-carry operator, which computes the generate and propagate signals for a merged block which combines three adjacent blocks. We use this along with the fundamental carry-operator to compute the generate and propagate signals for a merged block combining two adjacent blocks. If three blocks have the GP pairs as $(G_{left}, P_{left})$, $(G_{mid}, P_{mid})$ and $(G_{right}, P_{right})$, then the combined block has the GP values as follows:

\[
G_{left, right} = G_{left} + (P_{left} \times G_{mid}) + (P_{left} \times P_{mid} \times G_{right})
\]

\[
P_{left, right} = P_{left} \times P_{mid} \times P_{right}.
\]

Figure 10 shows triple carry operator used in parallel prefix adder (kogge stone adder).

**Fig 10: Kogge stone adder using tco**

V. RESULTS AND DISCUSSIONS

Simulation Result

The proposed system was coded in Verilog and synthesized in Xilinx ISE Design Suite 14.2. The word-length of input samples and weights are 8 bit, with 16 bit internal representation. The output waveform of DLMS adaptive filter is given in figure 11. The input sample varies with time and we can see that after a few clock cycle the input sample converges to the desired output.
Fig 11: output wave form of DLMS adaptive filter

Design Summary
The design summary of DLMS adaptive filter using kogge stone adder and DLMS adaptive filter with truncated inner partial product is given in this section. From the figure 12 it is clear that the device utilization is less for DLMS adaptive filter with truncated inner partial products than the former.

<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slice Registers</td>
<td>320</td>
<td>4800</td>
<td>6%</td>
</tr>
<tr>
<td>Number of Slice LUTs</td>
<td>2072</td>
<td>2400</td>
<td>86%</td>
</tr>
<tr>
<td>Number of fully used LUT-FF pairs</td>
<td>243</td>
<td>2199</td>
<td>11%</td>
</tr>
<tr>
<td>Number of bonded IOs</td>
<td>34</td>
<td>102</td>
<td>33%</td>
</tr>
<tr>
<td>Number of BUF/BUFGCTRLs</td>
<td>1</td>
<td>16</td>
<td>6%</td>
</tr>
</tbody>
</table>

Figure 12: Device utilization summary of DLMS using KSA

The device utilization summary of DLMS adaptive filter with truncated partial product is shown in figure 13.

<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slice Registers</td>
<td>258</td>
<td>4800</td>
<td>5%</td>
</tr>
<tr>
<td>Number of Slice LUTs</td>
<td>1215</td>
<td>2400</td>
<td>50%</td>
</tr>
<tr>
<td>Number of fully used LUT-FF pairs</td>
<td>213</td>
<td>1260</td>
<td>16%</td>
</tr>
<tr>
<td>Number of bonded IOs</td>
<td>34</td>
<td>102</td>
<td>33%</td>
</tr>
<tr>
<td>Number of BUF/BUFGCTRLs</td>
<td>1</td>
<td>16</td>
<td>6%</td>
</tr>
</tbody>
</table>

Figure 13: Device utilization summary of DLMS with truncation

Comparison Table
The table 1 shows the area and delay comparison of DLMS adaptive filter using ripple carry adder in the adder tree, DLMS adaptive filter using kogge stone adder in the adder tree, DLMS adaptive filter with truncated inner partial products and DLMS adaptive filter using kogge stone adder with triple carry operator is given in this section. From the table 1 we can understand that DLMS adaptive filter with truncated inner partial products is having less area, thus it can be used for area efficient applications and DLMS adaptive filter using kogge stone adder with triple carry operator is showing less gate delay, thus it can be used in systems in which speed is the main constraint.
Table 1: Comparison table

A modified DLMS adaptive filter to achieve less adaptation delay compared with the conventional DLMS algorithm is implemented and shown that the proposed DLMS architecture can be implemented efficiently by a pipelined inner product computation unit and parallel and pipelined weight update unit using kogge stone adder. LSBs of the error and the weights are truncated to keep the word-length restricted to 8 bit and to reduce the area. Reducing adaptation delay and area over the existing structures have been achieved by the proposed design. The DLMS adaptive filter structure is coded in Verilog and synthesized using Xilinx ISE Design Suite 14.2. Xilinx Spartan6 FPGA is used as a platform to map the proposed system.

REFERENCES


