

(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijirset.com</u>

Vol. 6, Issue 4, April 2017

Analysis of Approximate Compressor for Multiplication Using CSLA Sharing CBL

Aleena Eldo¹, Sharon Mathew²

P.G. Student, Department of Electronics and Communication Engineering, Indira Gandhi institute of Engineering and

Technology for women, Nellikuzhy, Kerala, India¹

Associate Professor, Department of Electronics and Communication Engineering, Indira Gandhi institute of

Engineering and Technology for women, Nellikuzhy, Kerala, India²

ABSTRACT: In the design of Integrated Circuits, area occupancy plays a vital role because of increasing the necessity ofportable systems. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. In this project, an area-efficient carry select adder by sharing the common Boolean logic term (CBL) is used. After logic simplification and sharing partial circuit, only one XOR gate and one inverter gate in each summation operation as well as one AND gate and one inverter gate ineach carry-out operation are needed. Through the multiplexer, the correct output is selected according to the logic states of the carry in signal. The modified design has been developed using Binary to Excess-1 converter (BEC). The new design has reduced area and delay as compared with the regular SQRT CSLA design. The result analysis shows that the newly designed SQRT CSLA structure is better than the regular SQRT CSLA.

KEYWORDS: Adder, Carry select Adder (CSLA), Modified CSLA (MCSLA), Square Root CSLA (SQRT CSLA), Data processing processors.

I. INTRODUCTION

In computers and other processors, adders are not only used to perform arithmetic operations such as addition, subtraction but also to calculate other applications such as addresses, table indices etc. Adders are also used in multipliers, in high speedintegrated circuits and in digital signal processing to execute various algorithms like FFT, IIR, FIR. Now a days design of low power, area efficient high speed data path logic system are the most important areas of research of VLSI designs.

On the basis of the requirements such as area, delay and power consumption, some commonly used adders are Ripple Carry Adders, Carry Select Adders and Carry Look-Ahead Adders. Even though the design of Ripple Carry Adder (RCA) is compact, but the computation time is longer. Time critical applications make use of Carry Look-Ahead Adder (CLA) to derive fast results but it leads to increase in area.

The aim of this project is to present the design of Carry Select Adder (CSLA) by sharing Common Boolean Logic (CBL). The CSLA is used in many computational systems to alleviate the problem of carry propagation delay by independent generation multiple carries and then select a carry to generate the sum. However, the CSLA is not an area efficient because it uses multiple pairs of ripple carry adder to generate partial sum and carry by considering carry input as Cin=0 and Cin=1, then the final summation and carry are selected by the multiplexers. An area-efficient carry select adder share the Common Boolean Logic term to duplicate adder cells in the conventional carry select adder . It saves many transistor counts and achieves a low power.

This project is organized as follows: In section II Related work is shown, section III deals with the modified CSLA, section IV Regular SQRT CSLA, and Modified SQRT CSLA, section V explains the Proposed SQRT CSLA using common Boolean logic. Results are analysed in section VI and section VII concludes and tells about future scope.



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 4, April 2017

II. RELATED WORK

Ripple Carry Adder consists of cascaded "N" single bit fulladders. Output carry of previous adder becomes the input carry of next full adder. Therefore, the carry of this adder traverses longest path called worst case delay path through N stages. Fig.1 shows the block diagram of 4-bit ripple carry adder. Now as the value of N increases, delay of adder will also increase in a linear way. Therefore, RCA has the lowest speed amongst all the adders because of large propagation delay but it occupies the least area. Now CSLA provides away to get around this linear dependency is to anticipate all possible values of input carry i.e. 0 and 1 and evaluate the result in advance. Once the original value of carry is known,r esult can be selected using the multiplexer stage. Therefore the conventional CSLA makes use of Dual RCA's to generate the partial sum and carry by considering input carryCin=0 and Cin=1, then the final sum and carry are selected by multiplexers. The conventional CSLA is area consuming due to the use of dual RCA's.



Fig 1: 4-bit Rpple Carry Adder

The basic idea of this work is to use Binary to Excess- 1 converter (BEC) instead of RCA with Cin=1 in conventional CSLA in order to reduce the area and power.BEC uses less number of logic gates than N-bit full adder structure. To replace N-bit RCA, an N+1 bit BEC is required. Therefore, Modified CSLA has low power and less area than conventional CSLA. SQRT CSLA has been chosen for comparison with modified design using BEC as it has more balanced delay, less area and low power. Regular SQRT CSLA also uses dual RCAs.In order to reduce the delay, area and power, the design is modified by using BEC instead of RCA with Cin=1.

Therefore, the modified SQRTCSLA occupies less area, delay and low power. Further also, the parameters like delay, area and power can be reduced.Fig.2 shows the diagram of 16-bit conventional CSLA. By sharing Common Boolean Logic (CBL), a circuit of SQRT CSLA is proposed. This proposed design is better than all the other adders in respect of area, delay and power consumption.





(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 4, April 2017

III. MODIFIED CSLA

The basic idea of this work was to use Binary to Excess- 1converter (BEC) instead of RCA with Cin=1 in conventional CSLA in order to reduce the area and power. BEC uses less number of logic gates than N-bit full adder structure. To replace N-bit RCA, an N+1 bit BEC is required. Therefore, Modified CSLA has low power and less area than conventional CSLA. SQRT CSLA has been chosen for comparison with modified design using BEC as it has more balanced delay, less area and low power . Regular SQRT CSLA also uses dual RCAs. Circuit of BEC is shown in fig 3.



Fig 3: 4-bit Binary to Excess-1 Converter

In order to reduce the delay, area and power, the design is modified by using BEC instead of RCA with Cin=1. Therefore, the modified SQRTCSLA occupies less area, delay and low power. Further also, the parameters like delay, area and power can be reduced. And truth table is shown in Table 3.1.Goal of addition is achieved using BEC together with the multiplexer.

One of the input of 8:4 MUX gets as its inputs (B3,B2,B1,B0) and another input of MUX is BEC output. Boolean expressions of 4bit BEC are listed below.(Note: symbols ~NOT, &AND and ^XOR).

X0=~B0 X1=B0^B1

 $X1=B0^{-1}B1^{-1}$ $X2=B2^{(B0\&B1)}$

 $X3 = B3^{(B0\&B1\&B2)}$

Table 1:Truth table of 4-bit binary to excess -1 co	nverter
---	---------

Binary Logic B ₀ B ₁ B ₂ B ₃	Excess-1 Logic X ₀ X ₁ X ₂ X ₃
0000	0001
0001	0010
0010	0011
0011	0100
0100	0101
0101	0110
0110	0111
0111	1000
1000	1001
1001	1010
1010	1011
1011	1100
1100	1101
1101	1110
1110	1111
1111	0000



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 4, April 2017

The main idea of this work is to use BEC instead of RCA with Cin=1 in order to get the reduced area and power consumption of the conventional CSLA. To replace the Nbit RCA, N+1 bit BEC is required. Thus, modified CSLA is designed such that it occupies less area and has low power than conventional CSLA. Block diagram of Modified CSLA is shown in Fig.4.



IV. REGULAR SQRT CSLA AND MODIFIED SQRT CSLA

The structure of 16-bit regular SQRT CSLA is shown in Fig.5It has five groups of different size RCA. Each group contains dual RCA and MUX. Conventional CSLA has one main disadvantage of high area usage. This advantage can be overcome in Regular SQRT CSLA. So SQRT CSLA is improved version of Conventional CSLA.



Time delay of conventional CSLA can be decreased by having one more input into each set of adders than in previous set. This is known as SQRT CSLA. In SQRT CSLA, group3 has two sets of 3-bit RCA. Selection input of 8:4 MUX is c3.If c3=0,then MUX selects first RCA output(Cin=0) otherwise second RCA output(Cin=1) is selected.

Modified SQRT CSLA is similar to that of regular SQRT CSLA, the only difference is we replace RCA with Cin=1 with BEC. This replaced BEC performs the same operation as that of the replaced RCA with Cin=1. Fig.6shows the block diagram of modified SQRT CSLA. This structure consumes less area, delay and power than regular SQRT CSLA because of less number of transistors are used.



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 4, April 2017





To remove the duplicate adder cells in the conventional CSLA, an area efficient SQRT CSLA is proposed by sharing Common Boolean Logic (CBL) term. While analysing the truth table of single bit full adder, results show that the output of summation signal as carry-in signal is logic "0" is inverse signal of itself as carry-in signal is logic "1". It is illustrated by red circles in Table 2. To share the Common Boolean Logic term, we only need to implement a XOR gate and one INV gate to generate the summation pair. And to generate the carry pair, we need to implement one OR gate and one AND gate. In this way, the summation and carry circuits can be kept parallel.

Table 2 Truth table of CSLA using CI	BL
--------------------------------------	----

Cin	А	в	SO	C0
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0		0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

This method replaces the Binary to Excess-1 converter add one circuit by common Boolean logic. As compared with modified SQRT CSLA, the proposed structure is little bit faster. Internal structure of proposed CSLA is shown in Fig.7.



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 4, April 2017



Fig.7 Internal structure of the proposed area-efficient carry select adder is constructed by sharing the common Boolean logic term

In the proposed SQRT CSLA, the transistor count is trade-off with the speed in order to achieve lower power delay product. Thus the proposed SQRT CSLA using CBL is better than all the other designed adders. Fig.8 shows the block diagram of Proposed SQRT CSLA.



Fig. 8 16-Bit Proposed SQRT CSLA using Common Boolean Logic

VI. EXPERIMENTAL RESULT

This work has been developed using Xilinx tool. Table 3 shows the comparison between the various adders like conventional CSLA, Modified CSLA, regular SQRT CSLA, modified SQRT CSLA and proposed SQRT CSLA for 8-bit, 16-bit, 32-bit and 64-bit. The parameters on which they are compared are area, delay and power. Fig. 10 depicts that the proposed SQRT CSLA has less number of gates and hence less area. Fig.9 shows the adder circuit for delay comparison. The results compared in Fig. 12 shows that the power consumption of proposed SQRT CSLA is reduced. It is clear that power, area and delay of proposed SQRT CSLA for 8-bit, 16-bit, 32-bit and 64-bit is reduced as compared toother adders.



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 4, April 2017

Objects	± ± ± ×	wave - default		
▼ Name	Value	Message	s	
• • in1 • • in2 • • out • • pp • • r1 • • r2	10101010 10101010 01110000 10101010 100100	multiplier_4/in1 multiplier_4/in2 /multiplier_4/in2 /multiplier_4/in2 /multiplier_4/in2 /multiplier_4/ipp multiplier_4/r1 multiplier_4/r2	170 10101010 28908 1010101000000000 1001000110011001000 0101000010000	170 10101010 28908 10101010000000001 100100011001100 0101000010000
		Lese Nor € / € Cursor	N 300 ns 1 0 ns	s 200 ns 400 ns 600 ns 800 ns 1 Ons ▲
•	•	wave		

Fig.9 Simulation of SQRT CSLA sharing CBL

Table 4Area,	Delay, Power	comparison	of SQRT	CSLA	using	CBL
/	21		· ·		0	

Wor d Size	Adder	Area (No. of gate count)	Delay (ns)	Power (mW)	Power Delay Product (pWs)
8-bit	Conventional (Dual RCA)	200	14.46	94.48	1366.36
	Modified (with BEC)	167	16.63	86.92	1445.47
	Regular SQRT (Dual RCA)	144	11.92	193	2300.56
	Modified SQRT(with	132	13.69	180	2464.2



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 4, April 2017

	BEC)				
	Proposed SQRT(with CBL)	111	11.15	119	1326.85
	Conventional (Dual RCA)	480	19.81	94.63	1874.90
16- bit	Modified (with BEC)	381	21.59	81.38	1757.48
	Regular SQRT (Dual RCA)	348	16.15	315	5087.25
	Modified SQRT(with BEC)	291	18.77	268	5030.36
	Proposed SQRT(with CBL)	276	15.48	177	2739.96
	Conventional (Dual RCA)	1040	30.51	95.01	2899.42
32- bit	Modified (with BEC)	809	32.65	79.81	2605.79
	Regular SQRT (Dual RCA)	698	28.97	553	16020.4 1
	Modified SQRT(with BEC)	762	34.44	448	15429.1 2
	Proposed SQRT(with CBL)	552	26.23	321	8419.23
	Conventional (Dual RCA)	2160	51.92	95.49	4958.22 2
64-	Modified (with BEC)	1665	54.01	79.25	4280.29 2
bit	Regular SQRT (Dual RCA)	1592	52.82	860	45425.2
	Modified SQRT(with BEC)	1498	64.61	745	48134.4 5
	Proposed SQRT(with CBL)	1104	47.74	555	26495.7

VII. CONCLUSION AND FUTURE SCOPE

Power, delay and area are the constituent factors in VLSI design that limits the performance of any circuit. This work presents a simple approach to reduce the area, delay and power of CSLA architecture. The conventional carry select adder has the disadvantage of more power consumption and occupying more chip area. The proposed SQRT CSLA using common Boolean logic has low power, less delay and reduced area than all the other adder structures. It is also little bit faster than all the other adders. In this way, the transistor count of proposed SQRT CSLA is reduced having less area and low power which makes it simple and efficient for VLSI hardware implementations.

This work has been designed for 8-bit, 16-bit, 32-bit and 64-bit word size and results are evaluated for parameters like area, delay and power. This work can be further extended for higher number of bits. New architectures can be designed in order to reduce the power, area and delay of the circuits. Steps may be taken to optimize the other parameters like frequency, number of gate clocks, length etc.



(An ISO 3297: 2007 Certified Organization)

Website: www.ijirset.com

Vol. 6, Issue 4, April 2017

REFERENCES

[1]Kuldeep Rawat, Tarek Darwish and Magdy Bayoumi, "A low power and reduced area Carry Select Adder", 45th Midwest Symposium on Circuits and Systems, vol.1, pp. 467-470, March 2002.

[2] Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area, "Electron.Lett. vol. 37, no. 10, pp. 614- 615, May 2001.

[3] J. M. Rabaey, Digtal Integrated Circuits-A Design Perspective. Upper Saddle River, NJ: Prentice-Hall, 2001.

[4] Cadence, "Encounter user guide, "Version 6.2.4, March 2008.
[5] R. Priya and J. Senthil Kumar, "Enhanced area efficient architecture for128 bit Modified CSLA", International Conference on Circuits, Power and Computing Technologies, 2013.

[6] Shivani Parmar and Kirat pal Singh,"Design of high speed hybrid carry select adder", IEEE ,2012.

[7] I-Chyn Wey, Cheng-Chen Ho, Yi-Sheng Lin, and Chien-Chang Peng," An Area-Efficient Carry Select Adder Design by Sharing the Common Boolean Logic Term", Proceedings of the International Multi Conference of Engineers and Computer Scientist 2012 Vol II,IMCES 2012, HongKong, March 14-16 2012.

[8] B. Ramkumar and Harish M Kittur," Low-Power and Area-Efficient Carry Select Adder", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOL. 20, NO. 2, February 2012.

[8] Ms.S.Manjui, Mr. V. Sornagopae," An Efficient SQRT Architecture of Carry Select Adder Design by Common Boolean Logic", IEEE, 2013.

[9]Youngjoon Kim and Lee-Sup Kim, "64-bit carry-select adder with reduced area", Electronics Letters, vol.37, issue 10, pp.614-615, May 2001. [10]Yajuan He, Chip-Hong Chang and JiangminGu, "An area efficient 64-bit square root Carry-Select Adder for low power applications", IEEE International Symposium on Circuits and Systems, vol.4, pp.4082-4085, May 2005.

[11] Youngjoon Kim and Lee-Sup Kim, "A low power carry select adder with reduced area", IEEE International Symposium on Circuits and Systems, vol.4, pp.218-221, May 2001.

[12] Hiroyuki Morinaka, Hiroshi Makino, Yasunobu Nakase, Hiroaki Suzuki and Koichiro Mashiko, "A 64bit Carry Look-ahead CMOS Adder using Modified Carry Select", Proceeding of IEEE on Custom Integrated Circuits Conference, pp.585-588, May 1995.