

(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijirset.com</u> Vol. 6, Issue 8, August 2017

64bit Multiplier Using Vedic Mathematics for DSP Applications

Bhagyashree Parkale¹, Prof. Vilas.V. Deotare²

P.G. Student, Department of E &Tc Engineering, Sinhgad Institute of Technology, Lonavala Savitribai Phule

University Pune, India¹

Associate Professor, Department of E &Tc Engineering, Sinhgad Institute of Technology, Lonavala, Savitribai Phule

University Pune, India²

ABSTRACT: The need of high speed processing is increasing day by day on account of recent computer applications. As the multiplication takes considerably more amount of time for its calculation, the computation time must be reduced to get speedy results. To obtain the speedy results, either computation time must be reduced or the pace of the coprocessor must be improved. In this paper we proposed an efficient 64 bit multiplication making use of VEDIC multiplier to expand the pace of operation as when compared with the existing algorithms. Architecture of Vedic multiplier with less number of gates and high speed specification is designed here. Synthesis of the Implementation of this multiplier has been done on Xilinx XST. In this paper Design of high speed MAC unit based on Vedic multiplier algorithm. Generally MAC useful application such as Digital signal processing like FFT transforms Convolution and correlation. MAC is hardware based module therefore first design of multiplier block and second one is adder block. In this paper to implementation 64bit MAC with reduces the delay and increase the speed of system. The coding done by VHDL and its synthesis and simulation on XILINX ISE.14.5 tool.

KEYWORDS: Vedic multiplier, adder, MAC, Digital Signal Processing, VHDL, FPGA

I.INTRODUCTION

Multiply accumulator consists of three main blocks, first one is multiplier, second one is adder and third one is Accumulator. Multiplier is main important block of MAC unit. It is used in arithmetic operation for multiplication. Multiplier main key role in DSP application. More number of bits size of multiplication it is very difficult to multiplication and more delay therefore the speed is decreases. To improve the performance of high speed MAC unit but to reduce delay. Different method for design MAC unit with help of various multiplication techniques such as booth multiplier, Wallace multiplier and Vedic multiplier. The main key to the proposed MAC unit is to enhance the performance of MAC using Vedic Multiplier and to compare the array, Booth and Wallace tree multiplier in terms of computation required to generate the partial products and add the generated partial products to get the final result of the multiplication.



(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijirset.com</u> Vol. 6, Issue 8, August 2017



Fig.1: MAC Unit

The shown fig. 1 is a block diagram of MAC unit. The function of the MAC unit is given by the following equation $F=\Sigma Ai \times Bi$. The inputs for the MAC are fetched from memory location and fed to multiplier block of the MAC unit, which will perform the operation of multiplication and give the result to adder block which will accumulate the result and then will store the result into a memory location. That whole process is to be achieved in a single clock cycle. Multiplication is an important function in arithmetic operation. Multiplication based operation such as multiply and accumulate unit (MAC) and Arithmetic and logic unit (ALU).

II.LITERATURE SURVEY

AlJuffri et.al [01] proposed a robust method for improving the performance of FIR filter by designing the efficient multiplier. This paper made use of Vedic multiplier and Wallace tree for the implementation of parallel and sequential micro programmed FIR filter architecture. There are different types of multiplication algorithms and each algorithm involves three major steps, partial product generation, partial product reduction, and final summation. Some basic multiplication algorithms are serial multiplication [2], parallel multiplication and serial-parallel multiplication. Serial multiplication is well known for its less hardware and less speed of operation. Parallel multiplication algorithm works with high speed and its speed depends on number of partial products to be added [3]. There are different types of parallel multiplication like array multiplier, tree multiplier, and Vedic multiplier. Array multipliers can be categorized into Braun array multiplier. [4]The proposed algorithm is design of Multiplier using Vedic multiplier method and its application of Digital Signal processing.[1] NxN multiplier design using four N/2 bit multiplier, two N-bit full adder ,one half adder and N/2 bit full adder to add the sum and carry of half adder.[2] 16×16 array of array Multiplier using Vedic multiplier this structure is hierarchical design algorithm is urdhva triyagbhyam sutra on Vedic mathematics.[5]According to Anvesh Kumar, Ashish Raman, they gave the idea that Vedic sutras should be used to design the ALU. They suggest two sutras for the designing of ALU, NikhilamSutra, Urdhva triyakbyham Sutra. Multiply Accumulate block is extensible used here. Multiplication algorithms implemented using Verilog HDL. The multiplication algorithm is applying here only for 2 digits and 3 digit. The result is simulated using modalism simulator.



(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijirset.com</u>

Vol. 6, Issue 8, August 2017

III.METHODOLOGY

1. Vedic Mathematics

Vedic mathematics is the ancient system used for doing fast calculations in the mathematics. It is used in India from an ancient time. It is the gift for fast processing of mathematics calculations to this world from ancient stages. By using Vedic mathematics for computation of algorithms of the coprocessor will reduce the computational time, complexity, power, area, etc. Vedic mathematics is based on the 16 sutras of Vedas, which are described below. This system is simpler and faster than the modern mathematics. That's why we must be thankful to Jagadguru Swami Sri BharatiKrishna TirthajiMaharaja who introduce Vedic mathematics and acknowledge the work of various people on Vedic mathematics. There are different sutras of multiplication followed in vedic arithmetic [2]. The proposed work made use of Urdhva-Tiryaghbhyam sutra. This is the multiplication formula applied to all the types of multiplication. The special property of this sutra is that it partially generates product and also performs addition simultaneously at the same time. This approach is more efficient in binary multiplication.

STEP 1	STEP 2	STEP	3 STEP 4	
1101	1101	110	1 1101	
1010	1010	101	0 1010	
STE	P 5	STEP 6	STEP 7	
11	01	1101	1101	
10	10	1010	1010	

Fig.1: A Example for Urdhva-Tiryaghbhyam sutra using binary multiplication

A. Multiplication on Decimal Numbers Using Urdhava Tiryakbhyam

The pictorial description of multiplication on 3 digit decimal numbers is shown in Figl. The carry generated in each addition is propagated to the next most significant digits.



Fig.2: Architecture of Two bit carry select adder



(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijirset.com</u>

Vol. 6, Issue 8, August 2017

B.Algorithm for N-bit Multiplication based on Urdhava Tirykbhyam.

This section describes detailed method for the multiplication of two N-bit numbers. The multiplications of two N-bit numbers result in a 2N bit product. By considering two N-bit numbers A and B the algorithm steps can be described as

Step 1: Divide the N -bit numbers in to two groups, consisting of O-(N!2-I) bits and N!2 to N-I bits respectively. The first part gives the LSB of the number and second part is MSB.

Step2: Represent the complete number as AH-AL and BH-BL, where AH, BH represent MSBs and AL, BL represent LSBs of two numbers A and B.

Step3: Use Urdhva-Tiryakbhyam sutra to generate the partial product.

Step4: The individual partial products can be obtained by portioning each higher order bit to lower order of two or four bit and then applying two or four bit Vedic multiplication to get the final result

By adopting this algorithm we can generate 8, 16, 32, 64 bit multipliers, in which 4bit Vedic multiplier works as the basic building block.

2.2x2 Bit Vedic Multiplier

Consider two 2 bit binary numbers which are represented as below to produce a 4 bit product.

a[1:0]: a1a0 b[1:0]: b1b0

By applying Urdhva-Tiryagbhyam method to a and b, the product of a0b0, a1b0, a0b1 and a1b1 is found. Now a0b0 appears as the LSB (s0) of final result. a0b1and a1b0 uses half adder and the result is s1 as in Figure-6.The obtained carry (c1) and a1b1 is sent through another half adder (Alex et al 2004). The resulting bit is s2 and its carry (c2) is the left-most bit of the final result.

3. Design of 64x64 Bit Multiplier

Number of bit width increase to increase partial products therefore its difficulty work of multiplication. here block diagram of 64x64 bit multiplier shown in fig.8 the design of 64bit Vedic multiplier, first design 4 block 32x32bit data inputs and we get the 128 bit output data, second design of adder because to reduce the partial products of multiplication. The proposed sixty four bit Vedic multiplier can be implemented by using four thirty two bit Vedic multiplier as givenFig7. Through modular approach thirty two bit Vedic multiplier can be realized by taking four bit Vedic multiplier as the basic element. The input to the sixty four bit Vedic multiplier is given as two thirty two bit pair and they produce an output of one twenty eight bit. Sixty four bit fast carry select adder is used as summation element and it can be implemented through modular approach



(An ISO 3297: 2007 Certified Organization) Website: <u>www.ijirset.com</u> Vol. 6, Issue 8, August 2017



Fig.3: Block Diagram of 32x32 bit vedic multiplier

IV.RESULT

The proposed 64 bit Vedic Multiplier is coded using Xilinx 14.1 ISE and simulated using ISim (0.61xd) simulator. The simulated experimental result is shown in the figure below. Case:-

Input A = 1355732153214984

Input B = 6574516874352146

Output S = 07A97F4A3DD0D94CEE5EB3A80DE81E18

Name	Value	8331 3 5	2,939,992 ps	2,999,993 ps	2,999,994ps	2,999
A[63:0]	1355732153214984		13557	321532:4984		
🕨 📑 B(63:0)	6574516374352146		65/45	68/4352146		
🕨 🕌 S[127:0]	07a97[4a3d10d94cee		07a97f4a3dd0d	4cee Seb Ja80de8 1e	18	

Fig.3: Result of 64x64 bit Vedic multiplier

V.CONCLUSION

This paper presents the implementation of Vedic multiplier with the use of Urdhva triykbyham sutra, due to which carry will not propagated up to higher level, so propagation delay for higher number multiplication will reduce. So the speed of the multiplier will also increase. According to the above discussion it is most important issue to increase the speed and decrease the area of the multiplier, as it is the most important element in any of the processor or system. An implementation of Vedic mathematic techniques in designing of multiplier greatly improves the system performance and can be extended to reconfigurable architecture.A 32 bit modified multiplier is designed. The 64 bit multiplier is realized using four 32 bit Vedic multipliers and two modified carry save adder. Vedic arithmetic deals with themes of arithmetic reminiscent of normal mathematics. The proposed architecture proves to be incredibly fast and accurate.

REFERENCES

[1]Jineshs,RameshP,Josmin Thomas''Implementation Of 64Bit High Speed Multiplier For DSP Application- Based On Vedic Mathematics''IEEEConference on Electronics and Computer engineering,

^[2]AlJuffri, A.A. King Abdulaziz, Riyadh, Saudi Arabia, Badawi, A.S and BenSaleh, M.S, "FPGA implementation of scalable Micro Programmed FIR filter architectures using Wallace tree and Vedic multipliers", Third IEEE Conference on Electronics and Computer engineering, pp. 159–162, 2015.



(An ISO 3297: 2007 Certified Organization)

Website: <u>www.ijirset.com</u>

Vol. 6, Issue 8, August 2017

[3] S. Akhter and S. Chaturvedi, "Hdl based implementation of nx n bitserialmultiplier, " in Signal Processing and Integrated Networks (SPIN),2014 International Conference on. IEEE, 2014, pp. 470-474.

[4] S. Shah, A. AI-Khalili, and D. AI-Khalili, "Comparison of 32-bit multipliers for various performance measures. "Microelectronics, 2000.ICM 2000. Proceedings of the 12th International Conference on, 2000

[5] DipikaChauhan, Prof. Kinjalvagadia, Prof. KiritPatel,"Design and Implemenation of High Speed 64-

Bit Multiply and Accumulator Unit Using FPGA"Vol. 3, Issue5, May 2015

[6] Anveshkumar, Ashishraman, "Low Power ALU Design by Ancient Mathematics", 978-1-4244-5586-7/10, 2010 IEEE.