

(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u> Vol. 7, Issue 7, July 2018

Review Paper on 9/7 Wavelet Filter Coefficient based Discrete Wavelet Transform

Asmita Gupt, Prof. Rahul Shrivastava

M. Tech. Scholar, Department of Electronics and Communication, SISTec, Gandhi Nagar, Bhopal, India

Assistant Professor, Department of Electronics and Communication, SISTec, Gandhi Nagar, Bhopal, India

ABSTRACT: Discrete wavelet transform provides an efficient computing method for sparse representation of wide class of signals The DWT only analyzes the lower frequency sub bands implicitly ignoring any information embedded in the higher frequency sub bands. There are few applications where signal information equally distributed in entire signal spectrum.

In this paper, described high speed area efficient 1-D discrete wavelet transform (DWT) using 9/7 filter based distributed arithmetic (DA) Technique. Being area efficient architecture free of ROM, multiplication, and subtraction, DA can also expose the redundancy existing in the adder array consisting of entries of 0 and 1.

KEYWORDS: - 1-D Discrete Wavelet Transform (DWT), DA Technique, Low Pass Filter, High Pass Filter, Xilinx Simulation.

I. INTRODUCTION

A fundamental problem in signal processing is to find a suitable representation for a signal. Images are nonstationary signals. Fourier representation of the signal is well localized in frequency but not in time. In order to represent the signal in time as well as frequency simultaneously, the Short Time Fourier Transformation (STFT) was developed by Dennis Gabor in 1946, where the original signal is multiplied by a window function (e.g. a Gaussian function) and Fourier transform is computed on this modified signal. The STFT analyses a small section of the signal at a time. The problem with STFT is the constant window size, which is difficult to choose. STFT is widely used for analysis of speech signals.

Although wavelet transforms with many different set of basic functions are possible, orthogonal transforms with symmetric finitely supported basis functions are ideally desirable for image compression. Orthogonality ensures that transform coefficients do not become unreasonably large and it facilitates the selection of the most important transform coefficients in the sense of minimizing mean squared error. Symmetric basis functions ensure no undesirable phase distortion as a result of compression. If phase is not preserved, edges and lines can become severely distorted, resulting in poor subjective image quality. In the case of 2-D wavelet transforms on images orthogonality, symmetry and finite support can only be achieved in the trivial case of the Haar and other Haar-like transforms.

Discrete wavelet transform (DWT) is a mathematical tool that provides a new method for signal processing and decomposes a discrete signal in the time domain by using dilated / contracted and translated versions of a single basis function, named as prototype wavelet. DWT offers wide variety of useful features over other unitary transforms like discrete Fourier transforms (DFT), discrete cosine transform (DCT) and discrete sine transform (DST). Some of these features are; adaptive time-frequency windows, lower aliasing distortion for signal processing applications, efficient computational complexity and inherent scalability. Due to these features one dimensional (1-D) DWT and two dimensional (2-D) DWT are applied in various application such as numerical analysis, signal analysis, image coding, pattern recognition, statistics and biomedicine.

DWT provides an efficient computing method for sparse representation of wide class of signals. The DWT only analyzes the lower frequency sub-bands, implicitly ignoring any information embedded in the higher frequency



(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 7, July 2018

components. In other word, DWT puts more emphasis on the low frequencies by continuously decomposing the signal in the low-frequency band.

II. DISTRIBUTED ARITHMETRIC (DA)

Let us consider the following sum of products [4]:

$$R = \sum_{k=1}^{L} X_{k} \times Y_{k}$$
(1)

Where X_k are fixed coefficients and they Y_k are the input data words. Equation (1) can be expressed in the form of a matrix product as:

$$R = \begin{bmatrix} X_{1} & X_{2} & \dots & X_{L} \end{bmatrix} \begin{bmatrix} Y_{1} \\ Y_{2} \\ \vdots \\ \vdots \\ Y_{L} \end{bmatrix}$$
(2)

Both X_k and Y_k are in two's complement format. The two's complement representation of X_k may be expressed as

$$X_{k} = -X_{k}^{M} 2^{M} + \sum_{i=N}^{M-1} X_{k}^{i} 2^{i}$$
(3)

Where $X_k^i = 0$ or 1, and i = N, N+1... M and X_k^M is the sign bit and X_k^N is the least significant bit (LSB). Equation (3) can be expressed in matrix form as:

$$X_{k} = \begin{bmatrix} 2^{N} & 2^{N+1} & \dots & 2^{M} \end{bmatrix} \begin{bmatrix} X_{k}^{N} \\ X_{k}^{N+1} \\ \vdots \\ -X_{k}^{M} \end{bmatrix}$$
(4)

Similarly Y_k can be represented in two's complemented format as:

$$Y_{k} = -Y_{k}^{X} 2^{X} + \sum_{i=W}^{X-1} Y_{k}^{i} 2^{i}$$
(5)

Where $Y_k^i = 0$ or 1, and i = W, W+1, X and Y_k^M is the sign bit and Y_k^N is the least significant bit (LSB).

Now on combining equations (1) and (3), we get-

$$R = -(R^{M}.2^{M}) + \sum_{i=N}^{M-1} (R^{i}.2^{i})$$
(6)



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 7, July 2018

Where

$$R^{i} = \sum_{k=1}^{L} X_{k}^{i} Y_{k}$$
, $i = N, N+1... M$

Example of DA Technique

In this paper, we have high speed area efficient multiplier-less 1-D 9/7 wavelet filters based DA technique. 9/7 wavelet filters coefficient i.e. 9 low-pass and 7 high-pass wavelet filters coefficient are given in table1.multiplying the filter coefficients by 128 for simplification. The mathematical calculation for 1-D high pass filter output is explained by an example.

Table 1: present the high-pass and low-pas	s wavelet filters coefficient.
--	--------------------------------

	Wavelet filters	Multiplied	7 bit binary
	coefficients	by 128	representation
h_0	0.60294901823	77	1001101
h_1	0.26686441184	34	0100010
h_2	0.07822326652	10	0001010
h_3	0.01686411844	2	0000010
h_4	0.026748757410	3	0000011
g_0	0.55754352622	71	1000111
g_1	0.29563588155	38	0100110
g_2	0.02877176311	4	0000100
<i>g</i> ₃	0.045635881557	6	0000110

In above table h_0 , h_1 , h_2 , h_3 , h_4 are Low pass filter coefficients and g_0 , g_1 , g_2 , g_3 are High pass filter coefficients. When high pass coefficients g_0 , g_1 , g_2 and g_3 multiply by r_1 , r_2 , r_3 and r_4 then the product of High pass output Y_{μ} of the 9/7 filter as [6]:

$$Y_{H} = \begin{bmatrix} g_{0} & g_{1} & g_{2} & g_{3} \end{bmatrix} \begin{bmatrix} r_{1} \\ r_{2} \\ r_{3} \\ r_{4} \end{bmatrix}$$
(7)

Where

$$r_{1} = Y(n) + Y(n-6)$$

$$r_{2} = Y(n-1) + Y(n-5)$$

$$r_{3} = Y(n-2) + Y(n-4)$$

$$r_{4} = Y(n-3)$$

Let $r_1 = 1$, $r_2 = 2$, $r_3 = 3$, $r_4 = 4$ then



(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 7, July 2018

$$Y_{H} = \begin{bmatrix} 71 & 38 & 4 & 6 \end{bmatrix} \begin{bmatrix} 1 \\ 2 \\ 3 \\ 4 \end{bmatrix} = 183$$
(8)

Now if implement this with DA then

 $Y_{H} = \begin{bmatrix} 1000111 & 0100110 & 0000100 & 0000110 \end{bmatrix}$ $\begin{bmatrix} r_{1} \\ r_{2} \\ r_{3} \\ r_{4} \end{bmatrix}$ (9)

Now the DA matrix can make by the filter coefficients as

$$\begin{bmatrix} B_{k} \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 1 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 0 \\ \end{bmatrix}^{r_{1}}_{r_{2}} \begin{bmatrix} r_{1} \\ r_{1} + r_{2} + r_{4} \\ r_{1} + r_{2} + r_{3} + r_{4} \\ r_{1} + r_{2} + r_{3} + r_{4} \\ 0 \\ 0 \\ r_{2} \\ r_{1} \\ r_{1} \end{bmatrix}$$
(10) (11)

In Figure 1, apply DA techniques as

<u>Step-1</u> All the input converts' binary number. <u>Step-2</u> All the binary input applied to an adder array so.

$P_1 = 0001$,	$P_2 = 0111$
$P_3 = 1010$,	$P_4 = 0000$
$P_5 = 0000$,	$P_{6} = 0010$
$P_7 = 0001$	



(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 7, July 2018

The entire adder array input applied to MUX so, the entire adder array input m(1)

MUX (1) =
$$0001 = Y_P(0)$$

MUX (1) add MUX (2) = $Y_P(1)$

 $\begin{array}{rrrr} = & 00001 \\ = & 01110 \\ + & 01111 \end{array}$

Output of the $Y_P(1)$ again right shift 1-bit and adds MUX (3) so

=	001111
=	101000
+	110111

 $Y_{P}(1) + MUX(3) = Y_{P}(2)$

Output of the $Y_P(2)$ again right shift 1-bit and adds MUX (6) so

= 000110111= 001000000+ 001110111 $Y_{P}(2) + MUX (6) = Y_{P}(3)$

Output of the $Y_P(3)$ again right shift 1-bit and adds MUX (7) So

 $\begin{array}{rcl} &=& 001110111\\ &=& 001000000\\ &+& 010110111\\ \end{array} \\ Y_{P}\left(3\right) + MUX\left(6\right) = Y_{P}\left(4\right)\\ \end{array} \\ Total \ output \ Y_{P}\left(4\right) &=& 010110111 \\ &=& 183 \end{array}$

III. VLSI SYSTEM

DWT algorithms can be implemented in a programmable system such as general purpose computer or digital signal processor. These programmable systems use a fixed computing architecture and perform arithmetic operations sequentially and they offer limited throughput for computationally intensive algorithms such as DWT. However, DWT algorithms can be implemented general purpose programmable systems for high-throughput applications employing parallel processing. Engaging general purpose programmable system to perform a specific task is not cost-effective. Besides, general purpose computing systems occupy substantial amount of space and consumes power which makes the deployment of signal processing system difficult in a resource constrained and hostile environment. In recent years, there is tremendous growth of portable and wireless devices in various applications. Portable and wireless devices are resource and power constrained, and uses complex signal processing algorithms including DWT. Besides, high-throughput rate, low-area and low-power are considered the key requirements of systems implementing digital signal processing algorithms especially for portable and wireless devices which are battery operated. Therefore, realization of DWT in resource and power constrained environment and delivering real-time performance is a challenging task for portable and wireless devices.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 7, July 2018

IV. CONCLUSION

In this paper studied of distributed arithmetic paradigm named DA for VLSI implementation of digital signal processing (DSP) algorithms involving inner product of vectors and vector-matrix multiplication. Mathematical proof is given for the validity of the DA scheme. The DA is a very efficient architecture with adders as the main component and free of ROM (free memory), multiplication, and subtraction. For the adder array, a systematic approach is introduced in this paper to remove the potential redundancy so that minimum additions are necessary. DA is an accuracy preserving scheme and capable of maintaining a satisfactory performance even at low DA precision.

REFERENCES

- [1] S.G. Mallat, "A Theory for Multiresolution Signal Decomposition: The Wavelet Representation", IEEE Trans. on Pattern Analysis on Machine Intelligence, 110. July1989, pp. 674-693.
- [2] M. Alam, C. A. Rahman, and G. Jullian, "Efficient distributed arithmetic based DWT architectures for multimedia applications," in Proc. IEEE Workshop on SoC for real-time applications, pp. 333 336, 2003.
- [3] X. Cao, Q. Xie, C. Peng, Q. Wang and D. Yu, "An efficient VLSI implementation of distributed architecture for DWT," in Proc. IEEE Workshop on Multimedia and Signal Process., pp. 364-367, 2006.
- [4] Archana Chidanandan and Magdy Bayoumi, "Area-Efficient Neda Architecture for the 1-D DCT/IDCT," ICASSP 2006.
- [5] M. Martina, and G. Masera, "Low-complexity, efficient 9/7 wavelet filters VLSI implementation," IEEE Trans. on Circuits and Syst. II, Express Brief vol. 53, no. 11, pp. 1289-1293, Nov. 2006.
- [6] M. Martina, and G. Masera, "Multiplierless, folded 9/7-5/3 wavelet VLSI architecture," IEEE Trans. on Circuits and syst. II, Express Brief vol. 54, no. 9, pp. 770-774, Sep. 2007.
- [7] Gaurav Tewari, Santu Sardar, K. A. Babu, "High-Speed & Memory Efficient 2-D DWT on Xilinx Spartan3A DSP using scalable Polyphase Structure with DA for JPEG2000 Standard", 2011 IEEE.
- [8] B. K. Mohanty and P. K. Meher, "Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT", IEEE Transactions on Signal Processing, Vol. 59, No. 5, May 2011.
- [9] B. K. Mohanty and P. K. Meher, "Efficient Multiplierless Designs for 1-D DWT using 9/7 Filters Based on Distributed Arithmetic", ISIC 2009.
- [10] Linning Ye and Zujun Hou, "Memory Efficient Multilevel Discrete Wavelet Transform Schemes for JPEG2000", IEEE Transactions on Circuits and Systems for Video Technology, Vol. 25, No. 11, November 2015.
- [11] R. Praisline Jasmi and Mr. B. Perumal, "Comparison of Image Compression Techniques using Huffman Coding, DWT and Fractal Algorithm", 2015 International Conference on Computer Communication and Informatics (ICCCI -2015), Jan. 08 – 10, 2015, Coimbatore, INDIA.
- [12] Rashmita Sahoo, Sangita Roy, Sheli Sinha Chaudhuri, "Haar Wavelet Transform Image Compression using Run Length Encoding", International Conference on Communication and Signal Processing, April 3-5, 2014, India.
- [13] Gaurav Tewari, Santu Sardar, K. A. Babu, "High-Speed & Memory Efficient 2-D DWT on Xilinx Spartan3A DSP using scalable Polyphase Structure with DA for JPEG2000 Standard", IEEE 2011.
- [14] S. M. M. Rahman, M. O. Ahmad, and M. N. S. Swamy, "A new statistical detector for DWT-based additive image watermarking using the Gauss-Hermit expansion," IEEE Trans. Image Processing, vol. 18, no. 8, pp. 1782–1796, Aug.2009.
- [15] P. K. Meher, B. K. Mohanty and J. C. Patra, "Hardware- Efficient Systolic-Like Modula Design for Two-Dimensional Discrete Wavelet Transform", IEEE transactions on circuits And systems—ii: express briefs, vol. 55, no. 2, February 2008.