

(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u> Vol. 7, Issue 6, June 2018

Power Reduction in Pasta Using 32nm Technology

M.Swathi¹, Ravi Tiwari²

M.TECH Student, Department of Electronics and Tele communication Engineering, SSTC College, Bhilai,

Chhattisgarh, India¹

Assistant Professor, Department of Electronics and Tele communication Engineering, SSTC College, Bhilai,

Chhattisgarh, India²

ABSTRACT: As technology calibration down into the lower nanometer values power, delay becomes essential parameters for the analysis and design of any circuits. The design of a parallel self-timed adder by adopting transmission gate logic style was applied for multi bit binary addition.. Multiplexer is adopted in this design to ignore complications of interconnections. The procedure is parallel to ignore carry chain propagation. In carry-look ahead adder due to carry chain propagation there is a trouble of high fan-in and fan-out. In this PASTA completion detection unit is present for combining all carries to avoid high fan-out. The simulation of the expected design is carried out by using an industry standard toolkit Tanner 16 that testify the practicality and supremacy of the suggested approach over current asynchronous adders. The simulation results of suggested model gain better power consumption and delay and results are verified with suggested technique in 32nm BSIM4 CMOS TECHNOLOGY.

KEY WORDS: TG logic, Adders, Asynchronous circuits.

I. INTRODUCTION

Binary addition is the single most essential operation that a processor executes. Even though there is active interest in clock less circuits, most of the adders have been designed for synchronous circuits. Asynchronous circuits do not estimate any quantization of time. Therefore, they control great prospects for logic design as they are free from any issues of clocked (synchronous) circuits. In precepts, logic flow in asynchronous circuits is guarded by On the other hand, wave pipelining is a approach that can affix pipelined inputs before the outputs are balanced. The suggested circuit operates automatic single-rail pipelining of the carry inputs detached by propagation and immobility delays of the gates in the circuit aisle.

Self timed assign to logic circuits that lean on timing assumptions for the appropriate operation. As initial completion sensing can ignore the need for the worst case bundled delay mechanism of synchronous circuits, self-timed adders have the prospects to run faster unexceptional for dynamic data. The PASTA circuit is executed in tanner 16 tools with transient analysis. As transient analysis is called process behind PASTA.

II. RELATED WORK

In the architecture of PASTA shown in Fig.1, the parallel self timed adder all along the initial phase, selection line of the multiplexer prefers the first input and executes the half addition. Then next, it shifts to the SEL=1 and selects the feedback path that means sum and carry executes the half addition. Multiple iterations are arising until all carry values are pretended to be zero to the completion detection unit. Completion detection adopts pseudo NMOS logic. In this n-block PMOS transistor performs as a pull-up device. High speed is the asset of pseudo-NMOS logic and low transistor count. If all carry values to the completion detection unit are pretended to zero access completion signal (TERM). Parallel Asynchronous Self Timed Adder (PASTA) is produced by adopting transmission gate based on recursive



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 6, June 2018

formulation This brief shows up a parallel single-rail self-timed adder. It is hinge on a recursive formulation for executing multi bit binary addition. Thus, the design obtain logarithmic act over irregular operand conditions without any certain speedup circuitry or look-ahead schema. A practical exertion is provided along with a completion detection unit. The attempt is regular and does not have any sensible limitations of high fan outs. A high fan-in gate is enforced though but this is inevitable for asynchronous logic and is operated by connecting the transistors in parallel.



Fig. 1: Block Diagram of PASTA

State diagram

The state diagrams of parallel self timed adder are shown in below Fig 2. The two states are initial state and iterative state. Each state is represented by (Ci+1, Si) pair. Ci+1, Si is the carry-out and sum respectively. Instead of FA, we use HA because (11) state is not present. The SEL=1 is activated in the iterative phase. When SEL=1, the feedback path is activated. Iterations are performed until all carry values are assumed to be zero. Once all carry values are zero then recursion is completed.



Fig.2: State Diagram of Pasta. (a)Initial Phase (b)Iterative Phase



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 6, June 2018

Let us assume S_{i}^{k} and C_{i+1}^{k} stand for the sum and carry respectively for ith bit and kth iteration. The initial Position (k=0) for addition is

 $S_{i}^{0} = a_{i} \Box b_{i}$ (1) $C_{i+1}^{0} = a_{i} b_{i}$ (2) The kth iteration for the recursion addition is given by $S_{i}^{k} = S^{k-1}{}_{i} \Box C^{k-1}$ 0 $\leq i < n$ (3)

 $S_{i}^{k} = S_{i}^{k-1} \square C_{i}^{k-1} \qquad 0 \le i < n \qquad (3)$ $C_{i+1}^{k} = S_{i}^{k-1} \square C_{i}^{k-1} \qquad 0 \le i \le n \qquad (4)$

Recursion is concluded at jth iteration when

 $C_{n}^{j} + C_{n}^{j} - 1 + \dots + C_{i}^{j} = 0, \ 0 \le j \le n$ (5)

The recursive formulation of (1)—(5) will produce correct sum for any number of bits and will conclude within a finite time. *Basis*:

If $C_i^0 = 0$ for $\forall i, i \in [0...,n]$ then the recursion is stop by (5).

Induction: Let that C_{i+1}^{j} not equal to 0 for ith bit and jth iteration. Let us consider l be the bit for $C_{i+1}^{j} = 1$ then addressed to next bit (j + 1) iteration. The jth iteration of lth bit state (C_{l+1}^{j}, S_{l}^{j}) and (l + 1) th bit $(C_{l+2}^{j}, S_{l+1}^{j})$ in any of (0, 0), (0, 1), (1, 0) states. If $C_{i+1}^{j} = 1$ then $S_{l}^{j} = 0$ from $(4), C_{l+1}^{j+1} = 0$ for any input between 0 to 1 bits. Suppose we assume the (l + 1) th bit $(C_{l+2}^{j}, S_{l+1}^{j})$ for jth iteration. It also be (0, 0), (0, 1), (1, 0) states. In (j + 1)

Suppose we assume the (l+1) th bit (C_{l+2}, S_{l+1}) for jth iteration. It also be (0, 0), (0, 1), (1, 0) states. In (j+1) iteration, the (0, 0), (1, 0) states from the jth iteration following (3) and (4) will produce appropriate result. Thus the recursion is addressed when all carry values are zero.

III. EXECUTION OF PASTA

The PASTA circuit is executed by designing Multiplexer, Half Adder and Completion Detection Unit. These are designed separately in the latest version of tanner tool i.e. tanner 16. The HA is considered in this operation because in HA (1,1) state is not present there is no requirement of (1,1) state in PASTA. The final circuit is designed in the system. The interconnections in the circuit are less and the area efficiency is also less in this circuit. In PASTA circuit the supply of 0.5 v and 0.4v is given. The circuit is executed and the result obtained is less power consumption and delay compare to previous values. The following is the procedure of PASTA implementation and operated in the system A TG implementation for the multiplexer shown in Fig.3. The schematic of PASTA is shown in Fig.6. In order to activate the high completion signal (TERM), the completion detection circuit is executed. For the completion detection unit Pseudo NMOS design is used to avoid the high fan in issues by connecting all NMOS in parallel and the PMOS transistor is connected to Vdd.



Fig. 3: Schematic of MUX using TG Logic



(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u> Vol. 7, Issue 6, June 2018



Fig.4: Schematic of HA using TG Logic



Fig.5: Completion Detection Circuit



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 6, June 2018

IV. SIMULATION RESULTS

We can understand the superiority of the proposed 4 bit PASTA using TG (Transmission Gate) Logic. 32nm BSIM4 CMOS technology is used. The analysis and execution of PASTA using TG logic is completed the simulation is done in tanner 16.



Fig.6: Waveform after Simulation

Table.1: Power Consumption (µW) of Pasta using Gate Diffusion input Technique (GDI) and Transmission gate		
(TG) technique		

TECHNOLOGY	PASTA using GDI	PASTA using TG
90nm	1.40 μW	0.90 µW
45nm	0.95 μW	0.63 μW
32mn	0.50 μW	0.149 μW

According to the above obtained result the power consumption is greatly reduced by using TG logic, the comparison is shown in below graph so PASTA can be used for low area, high speed and low power applications.







Fig.7: Graph of Power Consumption in PASTA

V. CONCLUSION

In this paper, the PASTA is executed in new version of tanner i.e. tanner 16 tool. In PASTA (Parallel asynchronous self-timed adder) using TG power consumption is compared with PASTA using GDI Technique. This 4bit PASTA using TG technique is more efficient in terms of power consumption. The advantages of PASTA are verified by using simulation results.

REFRENCES

- [1] D. Geer, "Is it time for clockless chips? [Asynchronous processor chips]," IEEE Comput., vol. 38, no. 3, pp. 18-19, Mar. 2005.
- [2] Ravi Tiwari and Khemraj Deshmukh, "Design and Analysis of Low-Power 11- Transistor Full Adder" in IJAREEIE, Vol. 3, Issue 6, pp. 10301-10307, June 2014.
- [3] J. Spars and S. Furber, Principles of Asynchronous Circuit Design. Boston, MA, USA: Kluwer Academic, 2001.
- P. Choudhury, S. Sahoo, and M. Chakraborty, "Implementation of basic arithmetic operations using cellular automaton," in Proc. ICIT, 2008, pp. 79-80.
- [5] M. Z. Rahman and L. Kleeman, "A delay matched approach for the design of asynchronous sequential circuits," Dept. Comput. Syst. Technol., Univ. Malaya, Kuala Lumpur, Malaysia, Tech. Rep. 05042013, 2013.
- [6] M. D. Riedel, "Cyclic combinational circuits," Ph.D. dissertation, Dept. Comput. Sci., California Inst. Technol., Pasadena, CA, USA, May2004.
- [7] R. F. Tinder, Asynchronous Sequential Machine Design and Analysis: A Comprehensive Development of the Design and Analysis of Clock-Independent State Machines and Systems. San Mateo, CA, USA: Morgan, 2009.
- [8] W. Liu, C. T. Gray, D. Fan, and W. J. Farlow, "A 250-MHz wave pipelined adder in 2-m CMOS," IEEE J. Solid-State Circuits, vol. 29, no. 9, pp. 1117-1128, Sep. 1994.
- [9] F.-C. Cheng, S. H. Unger, and M. Theobald, "Self-timed carrylookahead adders," IEEE Trans. Comput., vol. 49, no. 7, pp. 659-672, Jul. 2000.
 [10] S. Nowick, "Design of a low-latency asynchronous adder using speculative completion," IEE Proc. Comput. Digital Tech., vol. 143, no. 5, pp. 301-307. Sep. 1996.
- [11] N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective. Reading, MA, USA: Addison-Wesley, 2005.
- [12] C. Cornelius, S. Koppe, and D. Timmermann, "Dynamic circuit techniques in deep submicron technologies: Domino logic reconsidered," in Proc. IEEE ICICDT, Feb. 2006, pp. 1-4.