

International Journal of Innovative Research in Science, Engineering and Technology

An ISO 3297: 2007 Certified Organization

6<sup>th</sup> National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '18)

13<sup>th</sup>-14<sup>th</sup> March 2018

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

# An Efficient Implementation of Multiplier Using Modified Carry Select Adder

Kowsalya.R<sup>1</sup>, Lavanya.S<sup>2</sup>, Narmadha.R<sup>3</sup> and Nagaraju.N<sup>4</sup>

UG Scholar, Department of ECE, Adhiyamaan College of Engineering, Hosur, TN, India<sup>1,2,3</sup>

Associate Professor, Department of ECE, Adhiyamaan College of Engineering, Hosur, TN, India<sup>4</sup>

**ABSTRACT**: Multipliers are the fundamental components in all digital processing systems. Multiplier is a circuit used to perform arithmetic operation which computes multiplication of binary numbers. Several techniques involve computing a set of partial products, and then summing the partial products together. Multiplier is a key element of many high performance systems like FIR filters, Microprocessors, ALU, DSP applications and it is a vital component to examine the performance of the system. Here we are going to design and analyse various multiplier circuits. Generally multiplier uses adders for fast computation process. In that criteria, modified Carry Select Adder is used as it is fast and efficient when compare to other type of adders. The Carry Select Adder (CSLA) is used in computational systems which separately generates multiple carries and then select the carry to generate the sum. The analysis is to be performed and expecting the efficiency in terms delay and area.

**KEYWORDS**: Adders, Area, Computation, Speed.

## I. INTRODUCTION

The design of arithmetic circuits using conventional gates consumes more power and area occupied by the design is also large, in order to reduce the power consumed by the gates various fast adders are used. Multiplier is a circuit used to perform arithmetic operation which computes multiplication of binary numbers. Multiplier is a key element of many high performance systems like fir filters, microprocessors, ALU, DSP applications. An adder is a digital circuit that performs addition of numbers. In many computers and other kinds of processors adders are used in the arithmetic logic units or ALU. They are also utilized in other parts of the processor, where they are used to calculate addresses, table indices, increment and decrement operators, and similar operations. Although adders can be constructed for many number representations, such as binary-coded decimal or excess-3, the most common adders operate on binary numbers. In cases where two's complement or ones' complement is being used to represent negative numbers, it is trivial to modify an adder into an adder–subtractor. Other signed number representations require more logic around the basic adder.

#### II. MULTIPLIER

Multipliers are the fundamental components in all digital processing systems. Multiplier is a circuit used to perform arithmetic operation which computes multiplication of binary numbers. Several techniques involve computing a set of partial products, and then summing the partial products together. Multiplier is a key element of many high performance systems like FIR filters, Microprocessors, ALU, DSP applications and it is a vital component to examine the performance of the system. Here we are going to design and analyze various multiplier circuits. Generally multiplier uses adders for fast computation process.



International Journal of Innovative Research in Science, Engineering and Technology

An ISO 3297: 2007 Certified Organization

6<sup>th</sup> National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '18)

13<sup>th</sup>-14<sup>th</sup> March 2018

Organized by

## Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

### III. MULTIPLER USING RIPPLE CARRY ADDER

Multiplier design consists of number of ripple carry adder and cascading the multipliers. Ripple carry adder consists of inputs [A (3 down to 0), B (3 down to 0)] and outputs [sum and carry].Implementation of full adder circuit using conventional gates. It is used to add N bit number by cascading number of full adders in parallel. To design 8-bit multiplier using ripple carry adder, the design consists of four 4x4 multipliers and three 8-bit ripple carry adders.



Fig 1: Design of 8-bit multiplier using ripple carry adder

## IV. MULTIPLIER USING CARRY LOOKAHEAD ADDER

Multiplier using carry lookahead adder consists of ripple carry adder and partial full adders. In carry lookahead adder to determine carry output bits it improves the speed by reducing the amount of time required. Usually carry look ahead is slower than the normal ripple carry adder. The circuit diagram consist if four 4x4 multiplier and a carry look ahead adder



Fig 2: Design of 8-bit multiplier using carry lookahead adder



# International Journal of Innovative Research in Science, Engineering and Technology

An ISO 3297: 2007 Certified Organization

6<sup>th</sup> National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '18)

13<sup>th</sup>-14<sup>th</sup> March 2018

Organized by

## Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

## V. MULTIPLIER USING CARRY SELECT ADDER

Multiplier using carry select adder consists of multiplexer and number of full adders. The fastest adder of conventionaladder is carry select adder. In a carry-select adder addition of two ripple carry adders with a two n-bit numbers, in order to perform the calculation and analyse the carry bits of the carry select adder.



## VI.MULTIPLIER USING MODIFIED CARRY SELECT ADDER

Multiplier using modified carry select adder consist of four 4x4 multiplier and three 8-bit modified carry select adder.





## International Journal of Innovative Research in Science, Engineering and Technology An ISO 3297: 2007 Certified Organization Volume 7, Special Issue 1, March 2018

6<sup>th</sup> National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '18)

13<sup>th</sup>-14<sup>th</sup> March 2018

Organized by

# Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

The modified carry select adder consist of combination of 16-bit ripple carry adder and a half adder it is given to the 16-bit basic unit which contains the logic gate functions like NOT gate and XOR gate which it is given to the multiplexer .The multiplexer producing the outputs like 16-bit sum and carry bits.



Fig 5: Functional Block

The basic unit of carry select rights consist of inputs A0,A1,A2,A3 and outputs B1,B2,B3,B4,C0.It has the basic logic functions like Not gate and XOR gate



Fig 6: Basic unit of modified carry select adder



## International Journal of Innovative Research in Science, Engineering and Technology

An ISO 3297: 2007 Certified Organization

6<sup>th</sup> National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '18)

# 13<sup>th</sup>-14<sup>th</sup> March 2018

## Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

### VII. RESULTS AND DISCUSSIONS

1. The output waveform of multiplier using ripple adder

		2,000,000 ps		
Name	Value	1,999,998 ps  1,999,999 ps	2,000,000	
🕨 📑 a[15:0]	5683	5683		
🕨 📑 b[15:0]	43356	43356		
լ <mark>ե</mark> cin	0			
🕨 📑 p[31:0]	246392148	246392148		
1 e1	0			
1€ e2	1			
1€ e3	o			
1€ e4	0			
1 e5	1			
1€ e6	0			
1 e7	0			
1€ e8	.0			
Ца е9	1			
		X1: 2.000.000 ps		





Fig 8: RTL schematic of multiplier using ripple carry adder



## International Journal of Innovative Research in Science, Engineering and Technology

An ISO 3297: 2007 Certified Organization

6<sup>th</sup> National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '18)

# 13<sup>th</sup>-14<sup>th</sup> March 2018

Organized by

## Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

2. The output waveform of multiplier using carry lookahead adder

		2,000,000
Name	Value	
🕨 📑 a[15:0]	45256	45256
▶ 📑 b[15:0]	7532	7532
l <mark>n</mark> cin	0	
▶ 📑 p[31:0]	340868192	340868192
16 e1	0	
16 e2	0	
16 e3	1	
16 e4	0	
16 e5	1	
16 еб	0	
16 e7	1	
16 e8	0	
₩g e9	0	

Fig 9: Output waveform of multiplier using carry look ahead adder



Fig 10: RTL schematic of multiplier using carry lookahead adder



## International Journal of Innovative Research in Science, Engineering and Technology

An ISO 3297: 2007 Certified Organization

6<sup>th</sup> National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '18)

# 13<sup>th</sup>-14<sup>th</sup> March 2018

Organized by

## Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

3. The output waveform of multiplier using carry select adder

		2,000,000
Name	Value	1,999,998 ps  1,999,999 ps 2,0
🕨 📑 a[15:0]	53210	53210
Þ 📑 b[15:0]	7536	7536
▶ 📑 p[31:0]	400990560	400990560
1 e1	1	
1 e2	1	
1 e3	1	
16 e4	1	
1 e5	1	
1 e6	0	
1 e7	1	
1 e8	0	
16 e9	0	
10 e10	1	

Fig 11: Output waveform of 16-bit multiplier using carry select adder



Fig 12: RTL schematic diagram of multiplier using carry select adder



## International Journal of Innovative Research in Science, Engineering and Technology

An ISO 3297: 2007 Certified Organization

6<sup>th</sup> National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '18)

13<sup>th</sup>-14<sup>th</sup> March 2018

Organized by

# Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

4. The output waveform of multiplier using modified carry select adder

		2,000,000 p
Name	Value	 1,999,998 ps   1,999,999 ps   2,00
🕨 📑 a[15:0]	34091	34091
▶ 📑 b[15:0]	20911	20911
▶ 📑 p[31:0]	712876901	712876901
16 e1	1	
₩e e2	0	
Це еЗ	1	
ਪ_€ e4	1	
₩e5	1	
<b>1</b> € e6	0	
₩ <u></u> e7	o	
<b>1</b> € e8	0	
<b>1</b> € e9	1	
1e e10	1	

Fig 13: output waveform of multiplier using modified carry select



Fig 14 :RTL schematic diagram of multiplier using modified carry select adder



## International Journal of Innovative Research in Science, Engineering and Technology

An ISO 3297: 2007 Certified Organization

6<sup>th</sup> National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '18)

# 13<sup>th</sup>-14<sup>th</sup> March 2018

## Organized by

## Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

### VIII. COMPARISON TABLE FOR MULTIPLIER USING VARIOUS ADDERS

Sl. n	DEVICE USED	SPARTAN 3		SPARTAN 6		VIRTEX 5	
	MULTIPLIERS	DELAY(ns)	NO. OF LUT's	DELAY(ns)	NO: OF LUT's	DELAY(ns)	NO: OF LUT's
1	Multiplier using Ripple Carry Adder	58817	678	33.501	571	18.873	557
2	Multiplier using Carry look Ahead Adder	58.807	678	32.624	570	19.553	555
3	Multiplier using Carry Select Adder	55.224	708	29.085	566	16.187	556
4	Multiplier using Modified carry select adders	40.589	774	25.587	586	15.536	582

#### IX.CONCLUSION

The easier solution for improving the speed of carry select adder is the proposed structure. It also found to be consuming less power compare to normal adder design. The proposed carry select adder can be used to speed up the final addition in parallel multiplier circuits and other architectures which uses adder circuits. In multiplier using various fast adders like ripple carry adder, carry lookahead adder, carry select adder, modified carry select adder are analyzed and compared in different devices like **SPARTAN 3**, **SPARTAN 6**, **VIRTEX 5** with respect to speed and area. Multiplier using modified carry select adder is efficient in terms of delay when compared to other fast adder.

#### REFERENCES

[1]. O.J.Bedrij, "Carry-Select Adder", IRE Transactions on Electronic Computers, Pp. 340-344, 1962.

[2]. A.K.W. Yeung and R.K. Yu, "A self-timed multiplier with optimized final adder", Univ. California Berkeley, Final Rep., CS 2921, Fall 1989.

[3]. C.S. Wallace, "A suggestion for a fast multiplier", IEEE Trans. on Computers, Vol.13, Pp, 14-17, 1964.

[4]. J. Skansky, "Conditional-Sum Addition Logic", IRE Trans. on Electronic Computers, EC-9, Pp. 226-231, 1960.

[5]. Samiappa Sakthikumaran1, S. Salivahanan, V. S. Kanchana Bhaaskaran2, V. Kavinilavu, B. Brindha and C. Vinoth, "A Very Fast and Low Power Carry Select Adder Circuit", 978-1-4244-8679-3/11/\$26.00 ©2011 IEEE.

[6]. B.Ramkumar[1], Harish M Kittur[2] and P.MaheshKannan[3], "ASIC Implementation of Modified Faster Carry Save Adder", European Journal of Scientific Research, Vol.42 No.1, Pp.53-58, 2010.

[7] Dr.B.Rajendra Naik & Prashanti "Design and implementation of high speed Carry Select Adder "International journal of Engineering Trends and Technology(IJETT)-Volume 4 Issue 9-sep 2013.

[8] Prajakta S. Wasekar, Prof. U. M. Gokhale "Design of High Performance Carry Select Adder" IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 3, Ver. II (May-Jun. 2014), PP 09-13.