

(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u> Vol. 7, Issue 11, November 2018

Power Quality Alleviation in Distribution Networks withSingle DC Link Capacitor based DSTATCOM

M.Balasubramanian¹, J.Jerin Asir²

Assistant Professor, Department of EEE, Government College of Engineering, Tirunelveli, India¹

PG Scholar, Department of EEE, Government College of Engineering, Tirunelveli, India²

ABSTRACT: This paper proposes a DSTATCOM based on three leg single dc link capacitors for TPFW systems. In this topology, the DSTATCOM is coupled to the line using an interfacing inductor that also functions as a filter. The primary drawback of the single dc link capacitor-based DSTATCOM is the voltage unbalance issue at the front end of the system. The aforementioned voltage unbalance issue is resolved using a neutral inductor. The single dc link capacitors are combined into a single dc link capacitor in this topology to prevent the voltage unbalancing issue that is related to split capacitor-based DSTATCOM. These topologies' simulation study findings are presented.

KEYWORDS:Distribution Static Compensator (DSTATCOM), Voltage Source Inverter (VSI), Hysteresis Band Current Controller (HBCC), Proportional Integral (PI) Controller.

I. INTRODUCTION

Our load systems tend to be unbalanced and non-linear in nature. When these loads are used, an excessive amount of neutral current begins to flow through the neutral conductor. This causes the system to overheat and shortens its lifespan by overloading the neutral conductor and distorting the source currents. On the distribution systems, it will have additional negative effects. DSTATCOM, a compensating device, is employed to prevent such power quality problems. Simply put, DSTATCOM is an inverter that adds reactive power to the line where the load is connected. Reactive power compensation is the usual term for this. Because DSTATCOM is connected parallel to the line and has an interfacing inductor that serves as a filter, it functions essentially as a shunt compensator. DSTATCOM is capable of carrying out tasks like neutral current compensation, power factor correction, harmonic compensation, and load balancing. Load balancing entails producing a balanced sinusoidal source currents. As a result, the neutral current that forms from the difference between the source currents begins to flow through the neutral conductor, overloading it. Additionally, DSTATCOM must be capable of adjusting for the system's neutral current.

The source currents are distorted when non-linear loads are employed. As a result of the source current difference beginning to flow through the neutral conductor as a neutral current, it becomes overloaded. DSTATCOM must also be able to calculate the neutral current of the system. There are many different types of DSTATCOM topologies. It is primarily categorised according to the kinds of control algorithms that are employed and how they are composed structurally. All of the reported DSTATCOM topologies have undergone in-depth analysis. Inverter-based topologies and transformer- or magnetic-based topologies are the two primary categories of DSTATCOM topologies.

A single DC link capacitor is used in the following DSTATCOM topology. This topology is completely explained. To prevent the voltage unbalancing issue associated with the split capacitor-based DSTATCOM, the split capacitor is changed into a single dc link capacitor. In order to account for the neutral current, a second tiny ac capacitor is simultaneously connected between the system neutral and the dc bus negative.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 11, November 2018

II. STRUCTURE OF THREE LEG SINGLE DC LINK CAPACITOR BASED DSTATCOM

The three-legged, single-dc-link, capacitor-based DSTATCOM is shown in Figure 2. In this topology, a single dc link capacitor is used in place of split capacitors before the DSTATCOM. A small ac capacitor is simultaneously connected between the negative of the dc bus and the system neutral in order to balance the neutral current. The structural difference between the two topologies is represented by this.



Fig. 1:Three leg single dc link capacitor based DSTATCOM

III. DESIGN OF PROPOSED TOPOLOGY

A. Design of single dc link capacitor based DSTATCOM

The variables to be taken into account are: (i) the neutral capacitor (Cn); (ii) the DC link voltage; (iii) the DC link capacitor; (iv) and the interacting inductance (Lf).

A.1 Neutral Capacitor (C_n)

Phase 'a' filter current and phase 'a' load current must be equalized in order to determine Cn. To balance the load, the filter sends a compensating current into the line, causing the source current to become balanced and sinusoidal.

The load current for 'a' phase is given by,

$$i_{la} = \frac{V_{sa}}{(R_{la}+jX_{la})}$$
(1)
The filter current for 'a' phase is given by,

$$i_{fa} = \frac{V_1 - V_{sa}}{R_f + j(X_f - X_{cn})}$$
(2)

where, V_{sa} is the phase 'a' source voltage, R_{la} and X_{la} is the phase 'a' load resistance and reactance, R_f and X_{fi} is the filter resistance and reactance, V_1 is the fundamental inverter output voltage, X_{cn} is the reactance of neutral capacitor.

By equating the imaginary parts of equations

$$\frac{(V_{sa}X_{la})}{(Rla^2 + Xla^2)} = \frac{(V_1 - V_{sa})}{Rf^2 + (Xf - X_{cn})^2} (X_f - X_{cn})$$
(3)

Copyright to IJIRSET



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 11, November 2018

By applying all the known values in equation (7), the value of neutral capacitor (Cn) can be found out. A.2 DC link voltage (V_{dc})

As mentioned in the split capacitor-based DSTATCOM topology, a dc link voltage of 1.6Vm must be maintained. There is only one dc capacitor used in this topology. Consequently, the capacitor's reference voltage (Vdcref) must be maintained at $(2*1.6V_m)$.

A.3 DC link capacitor (C_{dc})

The DSTATCOM's DC capacitor serves two purposes: (i) steady-state dc voltage maintenance with the least amount of ripple; and (ii) energy storage for the load's reactive and harmonic power. It is given by,

$$C_{dc} = \frac{2(2X - \frac{X}{2})nT}{(1.8V_m)^2 - (1.4V_m)^2}$$
(4)

A.4 Filter inductance (L_f)

It influences (i) switching frequency (ii) rate of change of filter current. It is given by,

$$L_f = \frac{1.6V_m}{4hF_{max}} \tag{5}$$

where, The maximum switching frequency is Fmax, and the hysteresis band's width is h. For better tracking performance, a suitable hysteresis band (h) must be chosen. The band width is typically chosen to be 5% of the compensator current.

IV. CONTROL ALGORITHM

The following are the steps:

(i).Create the reference filter currents (i*fabc) in step By contrasting the reference filter currents (i*fabc) with the actual filter currents (ifabc), (ii) generate the pulses for VSI switches.

Use PI controllers to maintain the DC link voltage (Vdc) at the desired level (Vdcref).

Step 1: Generate reference filter currents (i^*_{fabc})

It is created using Instantaneous Symmetrical Component Theory (ISCT). It is written as,

$$i *_{fa} = i_{la} - \frac{v_{sa} + \beta (v_{sb} - v_{sc})}{\sum_{j=a,b,c} v_{sj}^{2}} (P_{l} + P_{loss}) .$$

$$i *_{fb} = i_{lb} - \frac{v_{sb} + \beta (v_{sc} - v_{sa})}{\sum_{j=a,b,c} v_{sj}^{2}} (P_{l} + P_{loss})$$
(6)

$$i *_{fc} = i_{lc} - \frac{v_{sc} + \beta (v_{sa} - v_{sb})}{\sum_{j=a,b,c} v_{sj}^{2}} (P_{l} + P_{loss})$$
(7)

where, (i_{la}, i_{lb}, i_{lc}) represents the three phase load currents, (V_{sa}, V_{sb}, V_{sc}) represents the three phase source voltages, P_1 is the average load power, P_{loss} represents the switching and ohmic losses in the actual compensator. $\beta = \frac{\tan \phi}{\sqrt{3}}$. Φ is the desired phase angle between source voltage and current. In order to obtain unity power factor (UPF), the value of β was chosen as zero.

Average load power (P_l) is given by the equation,

$$P_{l} = \frac{1}{T} \int_{t_{1}-T}^{t_{1}} (V_{sa} i_{la} + V_{sb} i_{lb} + V_{sc} i_{lc}) dt \qquad (8)$$

Ploss is given by the equation,

$$P_{loss} = K_p e_{vdc} + K_i \int e_{vdc} dt \tag{9}$$

where, $e_{vdc} = V_{dcref} - V_{dc}$. (i.e) the error difference between reference dc link voltage and actual dc link voltage, K_p is the proportional gain, K_i is the integral gain.

Copyright to IJIRSET



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 11, November 2018

Step 2 : Generate the pulses for VSI switches

The pulses for VSI switches are generated using a Hysteresis Band Current Controller (HBCC) technique. The switching control law states that

(i) If $i_{fa} \ge i_{fa}^* + h$, then bottom switch is turned ON whereas the top switch is turned OFF. ($U_a = 0, \overline{U_a} = 1$). U_a denotes all the VSI top switches.

 $\overline{U_a}$ denotes all the VSI bottom switches.

(ii) If $i_{fa} \le i_{fa}^* - h$, then bottom switch is turned OFF whereas the top switch is turned ON. ($U_a = 1, U_a = 0$).

Only the 'a' phase is covered by the control law previously stated. The final two phases also employ the same control strategy.

The HBCC, where the value of hysteresis bandwidth is set, receives the error value between the three phase actual filter currents (ifabc) and the reference filter currents (i*fabc). To produce the pulses for the VSI switches, any switching control technique may be used in the HBCC.

Step 3: To maintain the dc link voltage (V_{dc}) at a reference value with the help of PI controller.

The DC link capacitor's voltage is maintained constant by a PI controller. To keep the average dc voltage across the capacitor constant, the average value of dc current through the capacitor must be zero. DC link voltage (vdc) is calculated as follows:

$$V_{dc} = \left(\frac{1}{c_{dc}}\right) \int i_{dc} dt \tag{10}$$

Equation (9) makes it clear that Vdc is only maintained constant if idc is zero. The DC link capacitor's average DC current is represented by the symbol Idc. The small difference between Vdc and the reference value Vdcref at the end of each cycle causes a small difference between idc and zero. In order to prevent Vdc deviation, a small proportional-integral controller is employed. The PI controller is designed utilising equation (10).

V. SIMULATION RESULTS

The DSTATCOM topology's performance is using the same kind of unbalanced load and non-linear load.

V.A.1 Steady state performance of proposed the DSTATCOM topology.

When it runs in steady state, the load is constant throughout the simulation. The DSTATCOM topologies maintain Vsabc, the three phase source voltage.

Table 1.5ystem parameters	
values	
Single DC link capacitor	
based DSTATCOM	
400 V L-L (rms), 50 Hz	
$C_{dc} = 3300 \ \mu F$	
$2V_{dc} = 1040$	
$C_n = 10 \text{ mF}$	
$L_{\rm f} = 45 \ mH$	
$R_{\rm f} = 0.5 \ \Omega$	
$\pm h = 5\%$ of the compensator	
current	
$K_p = 50, K_i = 0.05$	



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 11, November 2018

Linear load	$Zla = 17.5 + j7.8 \Omega, Zlb = 27.5 + j12.5 \Omega, Zlc = 37.5 + j31.4 \Omega$
Non-linear load	3 φ diode bridge rectifier

V.A.2 Steady state performance of three leg single dc link capacitor based DSTATCOM

The load currents and source currents for single dc link capacitor based DSTATCOM are measured before compensation because the same type of loads are used in both topologies. Additionally shown in Fig. 3 is the single dc link capacitor-based DSTATCOM's steady state performance prior to compensation.



Fig. 2: Steady state performance of single dc link capacitor based DSTATCOM



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 11, November 2018

- a) source voltages (V_{sabc})
- b) source currents (isabc) and source neutral current (isn) after compensation



Fig. 3:DC link voltage (Vdc) across the dc link capacitor in single dc link capacitor based DSTATCOM

a) DC link voltage (V_{dc}) across dc link capacitor (C_{dc})

b) Zoomed view of dc link voltage across dc link capacitor

The voltage across the dc link capacitor (Vdc) is kept at 1040 V with the aid of the PI controller. The voltage unbalancing problem with the split capacitor based DSTATCOM topology is not present here because this topology only uses a single dc link capacitor.



(A High Impact Factor, Monthly, Peer Reviewed Journal) Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 11, November 2018



Fig. 4: DC link voltage (Vdc) across the dc link capacitor in single dc link capacitor based DSTATCOM

a) dc link voltage across the first capacitor (V_{dc1})

PI controllers help to maintain the voltage nearly at 520 V. The main drawback of this topology is the voltage unbalance issue. The voltage imbalance is shown in Fig. 4-c. The system's performance will suffer as a result of the increased strain this voltage will put on the VSI switches.

A significant voltage unbalance issue across the capacitors will result from the load having a higher proportion of dc components.



Fig. 5: Harmonic spectrum of phase 'a' in single dc link capacitor based DSTATCOM

VI. CONCLUSION

The effectiveness of the suggested topology for power factor correction, load balancing, harmonic compensation, and neutral current compensation is demonstrated through a number of simulation studies. The split capacitor-based DSTATCOM topology has a lot of dc components and voltage unbalance, which is a big problem. On the plus side, it has a low dc component in source currents, a small ac neutral capacitor to eliminate source neutral current, and no voltage unbalance problems. As a result, split capacitor based DSTATCOM functions well in general.

REFERENCES

- [1] Singh, B., Jayaprakash, P., Kothari, D.P.: 'Three single phase voltage source converter based three-phase four wire DSTATCOM'. Proc. IEEE Int. Conf. on Power Systems, 2009, pp. 1–5
- [2] Karanki, S.B., Geddada, N., Mishra, M.K., Kumar, B.K.:'A DSTATCOM topology with reduced DC-link voltage rating for load compensation with nonstiff source', IEEE Trans. Power Electron., 2012, 27, (3), pp. 1201–1211



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 7, Issue 11, November 2018

- [3] Kumar, C., Mishra, M.K.: 'An improved hybrid DSTATCOM topology to compensate reactive and nonlinear loads', IEEE Trans. Ind. Electron., 2014, 61, (12), pp. 6517–6527
- [4] Mishra, M.K., Joshi, A., Ghosh, A.: 'Control schemes for equalization of capacitor voltages in neutral clamped shunt compensator', IEEE Trans. Power Deliv., 2003, 18, (2), pp. 538–544
- [5] Shukla, A., Ghosh, A., Joshi, A.: 'Control schemes for DC capacitor voltages equalization in diode-clamped multilevel inverter-based DSTATCOM', IEEE Trans. Power Deliv., 2008, 23, (2), pp. 1139–1149Srikanthan, S., Mishra, M.K.: 'DC capacitor voltage equalization in neutral clamped inverters for DSTATCOM application', IEEE Trans. Ind. Electron., 2010, 57, (8), pp. 2768–2775
- [6] Chen, Y., Mwinyiwiwa, B., Wolanski, Z., Ooi, B.T.: 'Regulating and equalizing DC capacitance voltages in multilevel STATCOM', IEEE Tran. Power Deliv., 1997, 12, (2), pp. 901–907
- [7] ManjathuValappilManojKumar., Mahesh Kumar Mishra.: 'Three-leg inverter-based distribution static compensator topology for compensating unbalanced and non-linear loads', IET Power Electronics., 2015, 8, (11), pp. 2076-2084
- [8] Ghosh, A., Joshi, A.: 'A new approach to load balancing and power factor correction in power distribution system', IEEE Trans. Power Deliv., 2000, 15, (1), pp. 417–422
- [9] Lam, C.-S., Wong, M.-C., Han, Y.-D.: 'Hysteresis current control of hybrid active power filters', IET Power Electron., 2012, 5, (7), pp. 11751187