

(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u> Vol. 8, Issue 3, March 2019

Design of Discrete Hartley Transform using Cyclic Redundant Adder and Partition Multiplier Method

¹Akshat Pandey, ²Prof. Rahul Shrivastava

M. Tech. Scholar, Department of Electronics and Communication, SISTec, Gandhi Nagar, Bhopal, India¹ Assistant Professor, Department of Electronics and Communication, SISTec, Gandhi Nagar, Bhopal, India²

ABSTRACT: A Discrete Hartley Transform (DHT) is a real valued transform related to Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT) of a real valued sequence. In this paper radix-2 DHT algorithm using Urdhwa multiplier and partition multiplier method are present. Discrete Hartley Transform (DHT) is basically used while converting real valued data from time domain into frequency domain. In order to calculate DHT which is of length 2^N , where N is assigned as 3 and 4, a new algorithm is proposed for calculating the same. We have implemented Urdhwa parallel & partition multiplier along with Kogge Stone adder which is an improvement over simple multiplication that was achieved in conventional DHT. This paper shows an examination of conventional DHT calculation with proposed DHT calculation concerning mainly on delay and slice.

KEYWORDS: Urdhwa Parallel Multiplier, Partition Multiplier, Discrete Hartley Transform (DHT), Xilinx Software

I. INTRODUCTION

The data of various domains is processed as per their applications and is performed mainly by DSP (Digital Signal Processing). This includes applications in scientific, space, medical, industrial and commercial fields [1]. Each one of them needs processing huge data to collect useful information. A technique called transform is used in DSP to convert data in another form. In DSP, a family of transform for processing of data is available. The oldest technique, called Fourier analysis which is named after Jean baptiste joseph Fourier (1768-1830) who was a French mathematician and physicist. It was used mainly in case of periodic and continuous signals [2, 3]. Fourier series is basically a technique that decomposes the signal from time domain to a no. of sine and cosine waves in frequency domain is but it is not applicable in case of non-periodic signals. Fourier transforms that removes the drawbacks of Fourier series then came into existence and that is used in case of non-periodic and continuous signals. Fourier transform is not suitable for non-stationary signals. As both the transforms mentioned above are not applicable in case of discrete signals, hence Discrete time Fourier transform (DTFT) is designed for the signals that are not periodic and extend from positive to negative infinity and. Discrete Fourier transform came into existence as DTFT is not used in case of periodic discrete signals [4]. DFT is a numerically equivalent as that of FT that uses summation in place of integrals. It is used in case of all signals that repeat itself in a periodically which extend from positive to negative infinity. FFT is an improvement over DFT in case those involve complex parts. In such case computation becomes faster.

Till now, the Fourier family members mainly deal on complex values that are complex to compute and need large storage space. Thus, a new transform was introduced which is called Discrete Hartley transform (DHT) that deals with real values in time domain and real values in frequency domain. Here, DHT is computed along with Kogge stone adder and multiplication is performed using Urdhwa parallel multiplier and partition multiplier for complete process. Hence, it results in lesser computational complexity and storage space [4, 5].



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: www.ijirset.com

Vol. 8, Issue 3, March 2019

II. DISCRETE HARTLEY TRANSFORM

In 1942, R. V. L. Hartley proposed Discrete Hartley Transform. It is almost similar to Fast Fourier transform. The main difference between FFT and DFT is that DFT deals only with real inputs to real outputs without any complex value. DFT and DHT can be computed by each other. [5].




Figure 1: Block Diagram of DHT

In other words, Discrete Hartley transform converts real values in time domain into real values in frequency domain, which involves decomposing of data in various stages using butterfly. The butterfly diagram is almost similar to that of FFT. The butterfly diagram of DHT is different in terms of coefficients. The coefficients are also increased simultaneously in number, with the increase as the number of DHT sequence length increases.

Let $N \ge 4$ be a power of two. For any real input sequence $\{x(i) : i = 0, 1, 2, \dots, N-1\}$

$$X(k) = DHT(N) \{x((i))\}$$

= $\sum_{i=0}^{N-1} x(i).cas[2ki\pi/N]$ for $k = 0,1....N-1$

Where cas(x) = cos(x) + sin(x)

• ALGORITHM FOR 16 POINT DHT-

An algorithm to implement Discrete Hartley Transform that is comparatively fast is presented. The butterfly diagram for 16 point DHT design requires six stages. These consist of summing and various coefficient multiplying stages. Before initiating first stage, the data sequence will have to be arranged as in bit reversed pattern using a method like say permutation. Then, the first stage includes pairs of bit reversed patterns which are added and form eight terms. One third of the terms are again added and subtracted to form further three terms in the second stage [5, 6].

Any multiplication is excluded in first two stages. Rest of the terms is multiplied with the first coefficient. For the next stage again two new coefficients are introduced that is multiplied with the lower half of the third stage. Multiplying of coefficients stage precedes its summing stage in each stage. It is preceded, after coefficient multiplication by its summing stage that forms the common terms which is used in the final stage. Last stage sums up all the terms only. Finally a transformed data sequence which is ordered is obtained and does not require any permutation [7, 8].



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u> Vol. 8, Issue 3, March 2019




Figure 2: 16-point DHT Butterfly

• Mathematical calculation for N=16

$$\begin{split} X(0) &= (x(0) + x(8)) + (x(4) + x(12)) + (x(2) + x(10)) \\ &+ (x(6) + x(14)) + (x(1) + x(9)) + (x(5) + x(13)) + \\ (x(3) + x(11)) + (x(7) + x(15)) \\ X(1) &= (x(0) + x(8)) + (x(4) - x(12)) + c_1(x(2) - x(10)) \\ &+ (x(5) + x(13)) + c_3\{(x(3) - x(11)) + (x(7) - x(15))\} + \\ c_2\{(x(3) - x(11)) - (x(7) - x(15))\} \\ X(2) &= (x(0) + x(8)) - \{(x(4) + x(12)) + (x(6) + x(14)\} \\ &+ c_1\{(x(1) + x(9)) - (x(5) + x(13))\} + (x(2) + x(10)) \\ &\quad (x(3) + x(11)) + (x(7) + x(15)) \end{split}$$



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u> Vol. 8, Issue 3, March 2019

$$\begin{split} X(3) &= (x(0) - x(8)) - (x(4) - x(12)) + c_1(x(6) - x(14)) \\ &+ (x(5) + x(13)) + c_3\{(x(3) + x(11)) + (x(7) - x(15))\} + \\ &c_2\{(x(3) - x(11)) - (x(7) - x(15))\} \\ X(4) &= (x(0) + x(8)) + (x(4) + x(12)) + (x(2) + x(10)) \\ &+ (x(6) + x(14)) + (x(1) + x(9)) + (x(5) + x(13)) - \\ &\{(x(3) + x(11)) + (x(7) + x(15))\} \\ X(5) &= (x(0) + x(8)) + (x(4) - x(12)) + c_1(x(2) - x(10)) \\ &+ (x(5) + x(13)) - (x(1) - x(9))\} \\ X(6) &= (x(0) + x(8)) + (x(6) + x(14)) - \{(x(2) + x(10)) \\ &+ (x(4) + x(12))\} + c_1\{(x(3) - x(11)) + (x(7) - x(15))\} \\ X(7) &= (x(0) + x(8)) - (x(4) - x(12)) + c_1(x(6) - \\ &x(14)) - c_3\{(x(5) + x(13)) - (x(1) - x(9))\} + c_2\{(x(5) - x(13)) + (x(1) - x(9))\} \\ X(8) &= (x(0) + x(8)) + (x(4) + x(12)) + (x(2) + x(10)) \\ &+ (x(6) + x(14)) - (x(1) + x(9)) - (x(5) + x(13)) - \\ &(x(3) + x(11)) - (x(7) + x(15)) \\ X(9) &= (x(0) - x(8)) + (x(4) - x(12)) + c_1(x(2) - x(10)) \\ &+ (x(5) + x(13)) - c_3\{(x(3) - x(11)) + (x(7) - x(15))\} + \\ &c_2\{(x(3) - x(11)) - (x(7) - x(15))\} \\ X(10) &= (x(0) + x(8)) - \{(x(4) + x(12)) + (x(6) + x(14)\} \\ &- c_1\{(x(1) + x(9)) - (x(5) + x(13))\} \\ X(11) &= (x(0) - x(8)) - (x(4) - x(12)) + c_1(x(6) - x(14)) \\ &+ c_3\{(x(3) - x(11)) + (x(7) - x(15))\} + c_2\{(x(3) - x(11)) \\ &- (x(7) - x(15))\} \\ X(12) &= (x(0) + x(8)) + (x(4) + x(12)) + (x(2) + x(10)) \\ &+ (x(6) + x(14)) - \{(x(1) + x(9)) + (x(5) + x(13))\} + \\ &(x(3) + x(11)) + (x(7) + x(15)) \\ X(13) &= (x(0) - x(8)) + (x(4) - x(12)) - c_1(x(2) - x(10)) \\ &- c_3\{(x(3) - x(11)) + (x(7) - x(15))\} + c_2\{(x(1) - x(9)) \\ &- (x(5) - x(13))\} \end{aligned}$$




(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: www.ijirset.com Vol. 8, Issue 3, March 2019

X(14) = (x(0) + x(8)) - (x(4) + x(12)) - (x(2) + x(10)) $+c_1(x(3)+x(11))-(x(7)+x(15))$ $X(15) = (x(0) - x(8)) - (x(4) - x(12)) - c_1(x(6) - x(14))$ $-c_{3}\{(x(13)-x(5))-(x(1)-x(9))\}+c_{2}\{(x(1)-x(9))\}$ -(x(5)-x(13))

III. DIFFERENT TYPES OF MULTIPLIER

Urdhwa Parallel Multiplier: - Urdhwa parallel multiplier and Kogge-Stone can compare with conventional method which is computed by parallel multiplier, full adder and half adder. Proposed technique provides less path delay and less area. Input sequence of Conventional method is much more than to proposed method, however proposed method has less propagation delay.



Area and propagation delay can be reduced by the aid of modified KS adder. This adder will be designed like as ripple carry adder. Carry yield of one KS adder is associated with another KS adder however this technique is extremely recipient for high effective computerized gadgets according to concerning engendering delay. In the long run, all the outlining levels of advanced framework or IC's Packages rely upon number of doors in a solitary chip that is additionally rung base approach. Altered KS adder can be decreased with respect to the zone or number of entryways. If the first XOR gate removes from modified KS adder nothing will be changed for result but area and propagation delay will be reduced.




Figure 4: Block Diagram of Previous and Proposed Adder



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u> Vol. 8, Issue 3, March 2019

Partition Multiplier:-

Algorithm for partition method t1 : in STD_LOGIC_VECTOR (7 downto 0); t2: in STD_LOGIC_VECTOR (7 downto 0); t3 : out STD_LOGIC_VECTOR (15 downto 0)); $h1 \le t1(3 \text{ downto } 0);$ $h2 \le t1(7 \text{ downto } 4);$ $h3 \le t2(3 \text{ downto } 0);$ h4<=t2(7 downto 4); su1<=h1*h3; su2<=h1*h4; su3<=h2*h3; su4<=h2*h4: ad1<=("00000000" & su1); ad2<=("0000" & su2 & "0000"); ad3<=("0000" & su3 & "0000"); ad4<=(su4 & "00000000"); $t3 \le ad1 + ad2 + ad3 + ad4;$

IV. PROPOSED TECHNOLOGY

As observed, 16 point DHT, involves 12 multiplications along with 42 additions. An ancient technique of vedic times called Urdhwa tiryakbhyam is used for multiplication [9, 10] along with the addition of parallel and partition multiplier with urdhawa multiplier is used. Delay and complexity are reduced to a great extent by this multiplication technique. While multiplication process, Kogge Stone adder is used in place of conventional adders which gives further enhancement in terms of speed and area occupied.




Figure 5: Proposed Architecture

V. RESULT AND SIMULATION

A. Simulation

The simulation was performed using XILINX 14.1i and ModelSim simulator.

B. Hardware Utilization

The VHDL languages were used to design the VLSI architecture modules and are synthesized Spantan-3E 3s100evq100-5 Xilinx software. Hardware description language (HDL) synthesis report for 8-point and 16-point discrete Hartley transform using Urdhwa multiplier and partition multiplier method technique are shown in table I and table II respectively. It is observed from the table that the preprocessing units for 8-point discrete Hartley transform uses 22 adder and sub-tractor, 2 multiplier, 812 XOR gate, 262844 kilobytes memory, 16.00 sec real time to XST, 16.08 sec CPU to XST using Urdhwa parallel multiplier and 22 adder and sub-tractor, 2 multiplier, 490 XOR gate, 254716 kilobytes memory, 14.00 sec real time to XST, 14.01 sec CPU to XST using partition multiplier method.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u> Vol. 8, Issue 3, March 2019

Table I: HDL Synthesis Report for 8-point Discrete Hartley Transform

Device	Spantan-3E 3s100evq100-5	
Architecture	DHT using	DHT using
	Urdhwa	Partition
	Parallel	Multiplier
	Multiplier	Method
Adder and Sub-	22	22
tractor		
Multiplier	2	2
XOR Gate	812	490
memory	262844	254716
	Kilobytes	
Real Time to	16.00 sec	14.00 sec
XST		
CPU to XST	16.08 sec	14.01 sec

Table II: HDL Synthesis Report for 16-point Discrete Hartley Transform

Device	Spantan-3E 3s100evq100-5		
Architecture	DHT using	DHT using	
	Urdhwa	Partition	
	Parallel	Multiplier	
	Multiplier	Method	
Adder and	42	42	
Sub-tractor			
Multiplier	12	12	
XOR Gate	2894	962	
memory	374028	296764	
	Kilobytes		
Real Time to	35.00 sec	26.00 sec	
XST			
CPU to XST	35.21 sec	26.40 sec	

It is observed from the table that the preprocessing units for 16-point discrete Hartley transform uses 42 adder and subtractor, 12 multiplier, 2894 XOR gate, 374028 kilobytes memory, 35.21 sec real time to XST, 26.40 sec CPU to XST using Urdhwa parallel multiplier and 42 adder and sub-tractor, 12 multiplier, 962 XOR gate, 296764 kilobytes memory, 26.00 sec real time to XST, 26.40 sec CPU to XST using partition multiplier method.

C. Synthesis Utilization

Device utilization summary for 8-point, 16-point discrete Hartley transform along with proposed Urdhwa parallel multiplier and partition multiplier technique are shown in table III and table IV respectively.

It is observed from the table that the processing unit for 8-point DHT uses 530 slice, 940 4-input look up table (LUTs), 264 input output bounds (IOBs), 30.340 nsec maximum combination path delay using Urdhwa parallel multiplier and uses 385 slice, 693 4-input look up table (LUTs), 264 input output bounds (IOBs), 26.076 nsec maximum combination path delay using partition multiplier method. It is observed from the table that the processing unit for 16-point DHT



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 8, Issue 3, March 2019

uses 530 slice, 940 4-input look up table (LUTs), 264 input output bounds (IOBs), 30.340 nsec maximum combination path delay using Urdhwa parallel multiplier and uses 385 slice, 693 4-input look up table (LUTs), 264 input output bounds (IOBs), 26.076 nsec maximum combination path delay using partition multiplier method.

Table III: Device Utilization Summary for 8-point Discrete Hartley Transform

Device	Spantan-3E 3s100evq100-5		
Architecture	DHT using	DHT using	
	Urdhwa Parallel	Partition	
	Multiplier	Multiplier Method	
Number of	530	385	
Slice			
Number of 4	940	693	
input LUTS			
Number of	264	264	
IOs			
Maximum	30.340 ns	26.076 ns	
Combinational			
Path Delay			

Table IV: Device Utilization Summary for 16-point Discrete Hartley Transform

Device	Spantan-3E 3s100evq100-5		
Architecture	DHT using	DHT	using
	Urdhwa Parallel	Partition	
	Multiplier	Multiplier	
		Method	
Number of	1834	1039	
Slice			
Number of 4	3233	1843	
input LUTS			
Number of IOs	536	536	
Maximum	35.027 ns	29.547 ns	
Combinational			
Path Delay			



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u> Vol. 8, Issue 3, March 2019

D. Resistor Transfer Level and Output Waveform

Resistor transfer level of 8-point and 16-point DHT using different types of multiplier is presented.




Figure 6: RTL View of 8-point DHT using Urdhwa Parallel Multiplier




Figure 7: RTL View of 8-point DHT using Partition Multiplier Method

Resister transfer level (RTL) figure is shown in figure 6 and figure 7 respectively.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u> Vol. 8, Issue 3, March 2019




Figure 8: Output Waveform of 8-point DHT




Figure 9: RTL View of 16-point DHT using Urdhwa Parallel Multiplier



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u> Vol. 8, Issue 3, March 2019




Figure 10: RTL View of 16-point DHT using Partition Multiplier Method




Figure 11: Output Waveform of 16-point DHT



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: <u>www.ijirset.com</u>

Vol. 8, Issue 3, March 2019

Table V: Comparison of Result with Previous DHT Implementation

Parameter	Previous Algorith m [1]	DHT using Urdhwa Parallel Multiplier	DHT using Partition Multiplier Method
No. of	673	530	385
Slices			
No. of 4	1047	940	693
input LUTs			
No. of	264	264	264
bounded			
IOBs			
MCPD (in	33.875	30.340 ns	26.076 ns
ns)	ns		

E. Comparison Result

As shown in table V the maximum frequency and number of slice result are obtained for the proposed DHT using partition method algorithm and previous algorithm. From the analysis of the results, it is found that the proposed algorithm gives a superior performance as compared with previous algorithm.

The proposed algorithm gives a maximum combinational path delay 26.076 ns for Spartan 3E device family as compared with 33.875 ns for previous algorithm.

Figure 9 and 10 shows the graphical illustration of the performance for the proposed method discussed in this research work in term of maximum frequency and number of slice. From the above graphical representation it can be inferred that the proposed algorithm gives the best performance as compared with previous algorithm.

VI. CONCLUSION

In order to transform a real value from time domain to real value in frequency domain, DHT is widely used for the same. It has applications in scientific, image processing, space science fields. Urdhwa Triyambakam, the most ancient technique used widely for multiplication. The key features which need to be considered are delay and area required by hardware. Here, DHT with 8×8 Urdhwa parallel multiplier and partition multiplier along with Kogge Stone adder which reduces the delay, area and number of slices required while computation as compared to conventional DHT computation. Among all, thesis method takes least number of slices and provides the least amount of delay.

REFERENCES

- [1] K. Pitambar Patra, Janmejaya Samal and Sambit Patnaik, "High Speed and Area Efficient Discrete Hartley Transform using Urdhwa Multiplier", International Journal of Innovative Research in Science Engineering and Technology, Vol. 06, Issue 02, February 2017.
- [2] G. Challa Ram and D. Sudha Rani, "Area Efficient Modified Vedic Multiplier", 2016 International Conference Circuit, Power and Computing Technologies (ICCPCT).
- [3] G. Gokhale and P. D. Bahirgonde, "Design of Vedic Multiplier using Area- Efficient Carry Select Adder", 4th IEEE International Conference on Advances in Computing, Communications and Informatics (ICACCI-2015), Kochi, August10-13, 2015, India.
- [4] G. Gokhale and Mr. S. R. Gokhale, "Design of Area and Delay Efficient Vedic Multiplier Using Carry Select Adder", 4th IEEE International Conference on Advances in Computing, Communications and Informatics (ICACCI- 2015), Kochi, August 10-13, 2015, India.
- [5] Shirali Parsai, Swapnil Jain and Jyoti Dangi, "VHDL Implementation of Discrete Hartley Transform using Urdhwa Multiplier", 2015 IEEE Bombay Section Symposium (IBSS).
- [6] Doru Florin Chiper, *Senior Member, IEEE,* "A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture", IEEE Transactions on circuits and systems—II, VOL. 60, No. 5, May 2013.
- [7] Sushma R. Huddar and Sudhir Rao, Kalpana M., "Novel High Speed Vedic Mathematics Multiplier using Compressors", 978-1 4673-5090-7/13©2013 IEEE.



(A High Impact Factor, Monthly, Peer Reviewed Journal)

Visit: www.ijirset.com

Vol. 8, Issue 3, March 2019

- [8] S. S. Kerur, Prakash Narchi, Jayashree C N, Harish M Kittur and Girish V A, "Implementation of Vedic multiplier for Digital Signal Processing", International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011, Proceedings published by International Joural of Computer Applications® (IJCA), pp.1 -6.
- [9] Himanshu Thapaliyal and M.B Srinivas, "VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics", Center for VLSI and Embedded System Technologies, International Institute of Information Technology Hyderabad, India.
- [10] Jagadguru Swami Sri Bharati Krishna Tirthaji Maharaja, "Vedic Mathematics: Sixteen simple Mathematical Formulae from the Veda", Delhi (2011).
- [11] Sumit Vaidya and Depak Dandekar. "Delay-power performance comparison of multipliers in VLSI circuit design". International Journal of Computer Networks & Communications (IJCNC), Vol.2, No.4, July 2010.
- [12] P. D. Chidgupkar and M. T. Karad, "The Implementation of Vedic Algorithms in Digital Signal Processing", Global J. of Eng. Edu, Vol.8, No.2, 204, UICEE Published in Australia.