

SCIENCE | ENGINEERING | TECHNOLOGY

e-ISSN: 2319-8753 | p-ISSN: 2347-6710

EDIA

INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 10, Issue 8, August 2021

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

Impact Factor: 7.569

9940 572 462

 \bigcirc

e-ISSN: 2319-8753, p-ISSN: 2347-6710 www.ijirset.com | Impact Factor: 7.569



|| Volume 10, Issue 8, August 2021 ||

| DOI:10.15680/IJIRSET.2021.1008136 |

Review paper on Radix-2, 4 & 8 DIT FFT using Programmable Reversible Logic Gate

Vikas Swarnkar, Prof. Santosh Kumar Jha

M. Tech. Scholar, Dept. of Electronics and Communication, LNCT, Bhopal, India

Assistant Professor, Dept. of Electronics and Communication, LNCT, Bhopal, India

ABSTRACT: It is also a well-known fact that the multiplier unit forms an integral part of processor design, due to this, high speed digital processor architecture become the need of the day. In his paper a novel programmable FFT architecture for radix-2 DIT algorithm using reversible DKG gate is implementation.DKG gate is 4×4 reversible gate and working on both adder and sub-tractor. Recent advances in reversible logic using and quantum computer algorithms allow for improved computer architecture and arithmetic logic unit designs. The proposed design issynthesized using Xilinx ISE software and simulated using VHDL test bench.

KEYWORDS: Reversible Gates, Adder/ Sub tractor, Fast Fourier Transform, DKG Gate

I. INTRODUCTION

The Fourier Transform is an inevitable approach in signal processing [1], the Discrete Fourier Transform decomposes a set of values into different components of frequency. The Fast Fourier transform (FFT) is an appropriate technique to do manipulation of DFT. The algorithm of FFT was devised by Cooley and Tukey in order to decrease the amount of complexity with respect to time and computations [2].

The hardware of FFT can be implemented by two types of classifications- memory architecture and pipeline architecture. The memory architecture comprises a single processing element and various units of memory [3]. The merits of memory architecture include low power and low cost when compared to that of other styles. The specific demerits are greater latency and lower throughput. The above demerits of the memory architecture are totally eliminated by pipeline architecture at the expense of extra hardware in an acceptable way. The various types of pipeline architecture include Single delay feedback (SDF), Single delay commutator (SDC) and multiple delay commutators (MDC). The pipeline architecture is a regular structure which can be adopted by using hardware description language in an easy manner.

The algorithms of FFT can be grouped into fixed-radix, mixed-radix and split radix algorithms in a rough manner [5]. The basic categories of algorithms of FFT include - Decimation in-frequency (DIF) and the Decimation-in-time (DIT) as shown in Figure 1. Both of these algorithms depend on disintegration of transformation of an N-point sequence into many subsequences in a successive manner. There is no major difference between them as far as complexity of computation is concerned. Generally DIT deals with the input and output in reverse sequence and normal sequence respectively, while DIF deals with input and output in normal sequence and reverse sequence respectively. Only Decimation-in-Time (DIT) algorithm is taken into consideration. In this paper for implementation & result comparison, however DIT algorithm can also be use the proposed methodology.

In modern VLSI system power dissipation is very high due to rapid switching of internal signals. The complexity of VLSI circuits increases with each year due to packing more and more logic elements into smaller volumes. Hence power dissipation has become the main area of concern in VLSI design. Reversible logic has its basics from thermodynamics of information processing. According to this, traditional irreversible circuits generate heat due to the loss of information during computation. In order to avoid this information loss the conventional circuits are modeled using reversible logic. Landauer [1961] showed that the circuits designed using irreversible elements dissipate heat due to the loss of information bits [1]. It is proved that the loss of one bit of information results in dissipation of KT*log2 joules of heat energy where K is the Boltzmann constant and T is the temperature at which the operation is performed. Benett [1973] showed that this heat dissipation due to information loss can be avoided if the circuit is designed using reversible logic gates [2]. A gate is considered to be reversible only if for each and every input there is a unique output assignment. Hence there is a one to one mapping between the input and output vectors. A reversible logic gate is an n –input, n-output device indicating that it has same number of inputs and outputs.

ÌÌRSET

| e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

Volume 10, Issue 8, August 2021

| DOI:10.15680/IJIRSET.2021.1008136 |

Hence it is not possible to determine a unique input that resulted in the output zero. In order to make a gate reversible additional input and output lines are added so that a one to one mapping exists between the input and output. This prevents the loss of information that is main cause of power dissipation in irreversible circuits. The input that is added to an m x n function to make it reversible is known as constant input (CI). All the outputs of a reversible circuit need not be used in the circuit. Those outputs that are not used in the circuit is called as garbage output (GO). The number of garbage output for a particular reversible gate is not fixed.

II. LITRATURE REVIEW

Fahad Qureshi et al. [1], this paper presents a novel runtime-reconfigurable,mixed radix core for computation 2, 3, 4-point fast Fouriertransforms (FFT). The proposed architecture is based on radix-3 Wingorad Fourier transform; however multiplication is performed by constant multiplication instead of general multiplier. The complexity is equal to multiplierless 3-point FFT in terms of adders/subtractors with the exception of a few additional multiplexers. The proposed architecture supports all the FFT sizes which can be factorized into 2, 3, 4 point systems. We also show that the proposed architecture has the same bound on the accuracy as the classical one.

Fahad Qureshi et al. [2], this paper presents area-efficient building blocks for computing fast Fourier transform (FFT): multiplier-less processing elements to be used for computing of radix-3 and radix-5 butterflies and reconfigurable processing element supporting mixed radix-2/3/4/5 FFT algorithms. The proposed processing elements are based on Wingorad Fourier transform algorithm.

However, multiplication is performed by constant multiplier instead of a general complex-valued multiplier. The proposed process elements have potential use in both pipelined and memory based FFT architectures, where the non-power-of-two sizes are required. The results show that the proposed multiplier less processing elements reduces the significant hardware cost in terms of adders.

Shashidhara. K. S., et al. [3], Fast Fourier Transform (FFT) and Inverse FastFourier Transform (IFFT) is an integral part of OrthogonalFrequency division multiplexing (OFDM) systems. This forms thephysical layer architecture of wireless systems and is designed toconsume low power. This paper presents a low power and areaefficient architecture for the FFT implementation. FFT involvesmore complex addition and multiplication operations. It isessential to reduce computational complexity of this FFT. Hence,the redundancy in intermediate stages of FFT is minimized in the proposed FFT architecture through decompositiontechniques with reusable data approach. A common subexpression is identified to achieve reusability which leads to areaand power efficient design. Also design is realized based onMultiplierless arithmetic unit with retiming logic. FFT architecture is synthesized using Xilinx ISE Tool, and comparedwith the results so obtained with the Xilinx IP core 7.1. Thepower reduction, and area optimization is shown to be improved by 6% and 74% respectively.

LekshmiViswanath et al [4], reversible or information-lossless circuits have applications in digital signal processing, communication, computer graphics and cryptography. Reversibility plays an important role when energy efficient computations are considered. Reversible logic is used to reduce the power dissipation that occurs in classical circuits by preventing the loss of information. They propose a reversible design of a 16 bit BCD. This BCD consists of eight operations, three arithmetic and five logical operations. The arithmetic operations include addition, subtraction, multiplication and the logical operations include NAND, AND, OR, NOT and XOR. All the modules are being designed using the basic reversible gates. The power and delay analysis of the various sub modules is performed and a comparison with the traditional circuits is also carried out.

Akanksha Dixit et al [5], reversible logic has received great attention in the recent years due to its ability to reduce the power dissipation which is the main requirement in low power digital design. It has wide applications in advanced computing, low power design, Optical information processing,. Conventional digital circuits dissipate a significant amount of energy because bits of information are erased during the logic operations. Thus, if logic gates are designed such that the information bits are not destroyed, the power consumption can be reduced dramatically. The information bits are not lost in case of a reversible computation. This has led to the development of reversible gates. BCD is a fundamental building block of a central processing unit (CPU) in any computing system; reversible arithmetic unit has a high power optimization on the offer. By using suitable control logic to one of the input variables of parallel adder, various arithmetic operations can be realized.

International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET)

<mark>ằ⊃≋</mark> IJIRSET | e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

Volume 10, Issue 8, August 2021

DOI:10.15680/IJIRSET.2021.1008136


III. RADIX FFT

Radix-2

Fast Fourier Transform is the important method for calculating DFT. The DFT of a time occupation signal is expressed by

$$X_{k} = \sum_{n=0}^{N-1} x_{n} W_{N}^{nk} \quad 0 \le k \le N - 1$$
(1)

On account of R_2B FFT calculation, the basic square of R_2B FFT which is appeared in Fig. 1. It shows that butterfly is basically a DFT of size-2. It precedes two information sources x0, x1 and entrusts two yields a0, a1.



The Radix-2 FFT calculations are the most straightforward type of FFT calculations. The Radix-2 FFT with annihilation in recurrence calculation recursively parcels a DFT into two half-length DFTs of the even and odd filed time tests. The more modest number of FFT yields are reused to register numerous yields, in this way enormously lessening the all-out calculation cost. All the FFTs, they gain their gallop by rephrase the after effects of littler, middle calculation to figure various DFT recurrence yields.

Radix-4

Radix-4 FFT calculations have utilized to improve the speed of working by decreasing the computations way. On the off chance that base builds, the force/record will diminish. Radix-4 FFT the quantity of stages is diminished to half. It has four data sources and yields, and it follows the set up calculation. The shorter FFT yields are reused to compute numerous yields. In this way the absolute computational expense is enormously diminished. The Radix-4 FFTs need just 75% the same number of complex duplications as the R_2B FFTs. The essential square of R_4B FFT is appeared in Fig. 2.




Fig. 2: R₄B FFT

International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET)



| e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

|| Volume 10, Issue 8, August 2021 ||

| DOI:10.15680/IJIRSET.2021.1008136 |

In a correlation of R_2B FFT, the quantity of complex augmentations is decreased by 25%, yet the quantity of complex increments is expanded by half in Radix-4 FFT. The basic technique to play out a butterfly component is immediate planning the structure of the equipment. In the R_2B component, the equipment cost is modest on the grounds that lone two complex adders and one complex multiplier are required. The Same strategy can be utilized to play out the R_4B structure, where 8 complex adders and 3 complex multipliers are required. Equipment execution cost is multiple times more than R_2B FFT usage. At the point when the radix expanded, the equipment cost will be naturally expanded.

Radix-8

Radix-8 FFT calculation has utilized to augment the speed of the FFT architecture. In this calculation, the estimation of r is 8. In Radix-8 FFT, the quantities of computational stages are diminished to 75%. The DIF Radix-8 FFT is part into eight portion length DFTs of gatherings of each eighth example. The shorter FFT yields are reused to figure numerous yields the all-out computational expense is altogether diminished. Contrasted and R_2B and R_4B FFT, the computational way will be altogether diminished in R_8B FFT. The Radix-8 FFT is appeared in Fig. 4.





Fig. 3: R₈B FFT

The R_2B FFT of genuine expansion is 1032, and genuine duplication is 264. The Radix-4 FFT of genuine expansion is 976, and the genuine augmentation is 208. The R_8B FFT of genuine expansion is 972, and the genuine increase is 204.



The R₈B components have required 3 multipliers with -j, 2 multipliers with $(\sqrt{2})/2$. $(1\pm j)$ and 7 non-trifling complex multipliers. The unpredictability of the R₈B component is significantly decreased and it has just a single complex multiplier and in this manner the zone is tiny. The R8B component was proposed for expending the silicon region of 21mm 2in 0.8um CMOS innovation in spite of the fact that the bit-sequential number juggling was utilized to lessen the enormous region. The pipelined procedures are utilized to course the butterfly component and in this way the adders and multipliers needed to figuring FFT tasks are altogether decreased.

IV. REVERSIBLE GATES

Several reversible gates have come out in the recent years. The most basic reversible gate is the Feynman gate and is the only 2x2 reversible gates available and is commonly used for fan out purposes. The 3x3 reversible gates include Toffoli gate, Fredkin gate, new gate and Peres gate, all of which can be used to realize various Boolean functions.


よう ぶ IJIRSET | e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|


Volume 10, Issue 8, August 2021

| DOI:10.15680/IJIRSET.2021.1008136 |

• BASIC REVERSIBLE GATES

Several reversible logic gates are used in previous design. In fig. 5, show the block diagram of two input (A, B) and two output (P, Q) Feynman gate.





In fig. 6, show the block diagram of the three inputs (A, B, C) and three output (P, Q, R) Fredkin gate.





Fig6: Fredkin gate

Fig. 7 shows the Peres gate. A portion of the 4x4 doors are intended for executing some imperative combinational capacities notwithstanding the fundamental capacities. The vast majority of the aforementioned entryways can be utilized as a part of the outline of reversible adders.





The HNG gate, presented in [10], produces the followinglogical output calculations:

$$P = A$$

$$Q = B$$

$$R = A \oplus B \oplus C$$

$$S = (A \oplus B).C \oplus (AB \oplus D)$$

The quantum cost and delay of the HNG is 6. At the point when D = 0, the consistent estimations created on the R and S yields are the required total and complete operations for a full snake. The quantum representation of the HNG is exhibited in Fig. 8.




Fig 8: Block Diagram of the HNG Gate

| e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

|| Volume 10, Issue 8, August 2021 ||

| DOI:10.15680/IJIRSET.2021.1008136 |

A new programmable 4x4 reversible logic structure - Peres And-Or(PAOG) gate – is presented which produces outputs


$$P = A$$


$$Q = A \oplus B$$

$$R = AB \oplus C$$


$$S = (AB \oplus C).C \oplus ((A \oplus B) \oplus D)$$

Fig. 9 shows the block diagram of the PAOG gate. This gate is an extension of the Peres gate for ALU realization.






Several 4x4 gates have been described in the literature targeting low costand delay which may be implemented in a programmable manner to produce a high number of logical calculations. The DKG gate produces the followinglogical output calculations:







IJIRSET © 2021

ÌÌÌRSET


| e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

Volume 10, Issue 8, August 2021

| DOI:10.15680/IJIRSET.2021.1008136 |

V. PROPOSED METHOFDOLOGY

DFT is a most important transform among the transforms that are widely used. The DFT is used to perform the Fourier transform efficiently. The FFT algorithm is the most efficient and most preferred algorithm that is used in DFT computation. The FFT algorithm is preferred the most for DFT computation because of the need of less arithmetic resources when compared to that of the conventional method of DFT computation.





VI. SIMULATION RESULT

All the designing and experiment regarding algorithm that we have mentioned in this paper is being developed on Xilinx 6.2i updated version. Xilinx 6.2i has couple of the striking features such as low memory requirement, fast debugging, and low cost. The latest release of ISE^{TM} (Integrated Software Environment) design tool provides the low memory requirement approximate 27 percentage low. ISE 6.2i that provides advanced tools like smart compile technology with better usage of their computing hardware provides faster timing closure and higher quality of results for a better time to designing solution.

VII. CONCLUSION

The Fast Fourier transformation (FFT) is a frequently used Digital signal processing (DSP) algorithms for the applications of Orthogonal Frequency Division multiplexing (OFDM). The performance evaluation of the various sub modules are carried out using Xilinx 14.1 ISE Simulator and it was found that the circuits designed using reversible logic showed a reduced delay and power. As a future work more arithmetic and logical function can be used.

REFERENCES

- [1] Fahad Qureshi, JarmoTakala, Anastasia Volkova, Thibault Hilaire, "Multiplierless Unified Architecture for Mixed Radix-2/3/4 FFTs", 2017 25th European Signal Processing Conference (EUSIPCO), IEEE 2017.
- [2] Fahad Qureshi, Muazam Ali, and JarmoTakala, "Multiplierless Reconfigurable Processing Elementfor Mixed Radix-2/3/4/5 FFTs", 978-1-5386-0446-5/17/\$31.00 ©2017 IEEE.
- [3] Ms. A. Anjana and Mrs. A.V Ananthalakshmi, "Design of Reversible 32-Bit BCD Add-Subtract Unit using Parallel Pipelined Method", International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB16) 978-1-4673-9745-2 ©2016 IEEE.

International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET)

よう家 IJIRSET | e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

Volume 10, Issue 8, August 2021

| DOI:10.15680/IJIRSET.2021.1008136 |

- [4] Matthew Morrison and NagarajanRanganathan, "Design of a Reversible ALU based on Novel Programmable Reversible Logic Gate Structures", 2015 IEEE Computer Society Annual Symposium on VLSI.
- [5] LekshmiViswanath and Ponni.M, "Design and Analysis of 16 Bit Reversible ALU", ISSN: 2278-0661 Volume 1, Issue 1 (May-June 2014), PP 46-53.
- [6] Akanksha Dixit and VinodKapse, "Arithmetic & Logic Unit (ALU) Design using Reversible Control Unit", International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 6, June 2014.
- [7] Mr. Abhishek Gupta, Mr. UtsavMalviya and Prof. VinodKapse, "Design of Speed, Energy and Power Efficient Reversible Logic Based Vedic ALU for Digital Processors", 2012 IEEE Computer Society Annual Symposium on VLSI.
- [8] H. Thapliyal and N. Ranganathan, "Design of Efficient Reversible Binary Subtractors Based on A New Reversible Gate," Proc. of the I ComputerSociety Annual Symposium on VLSI, 2009.
- [9] M. Morrison and N. Ranganathan, "Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures," IEEE International Symposium on VLSI, 2011, pp. 126-131.
- [10] M. Haghparast, S. J. Jassbi, K. Navi and O. Hashemipour, "Design of a NovelReversible Multiplier Circuit using HNG Gate in Nanotechnology", WorldApplied Sci. J., Vol. 3, 2008, pp. 974-978.
- [11] H. Thapliyal, N. Ranganathan, and R. Ferreira, "Design of a Comparator Tree Based on Reversible Logic," 10th Proceedings of the IEEE International Conference on Nanotechnology, 2010, pp 1113-6.
- [12] P. Gupta, A. Agarwal, and N. K. Jha. An algorithm for synthesis of reversible logic ciruits. IEEE Trans. Computer-Aided Design, 25(11):2317–2330, Nov 2006.
- [13] D. Maslov and G. W. Dueck. Reversible cascades with minimal garbage. IEEE Trans. Computer-Aided Design, 23(11):1497–1509, November 2004.





Impact Factor: 7.569





INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com