

e-ISSN: 2319-8753 | p-ISSN: 2320-6710

DIA

International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

808

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 10, Issue 6, June 2021

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

Impact Factor: 7.512

9940 572 462

6381 907 438

 \odot







|e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

Volume 10, Issue 6, June 2021

DOI:10.15680/IJIRSET.2021.1006058

Glitch-Optimized Circuit Blocks for Low-Power High-Performance Booth Multipliers

Premakumari M, Ragul L, Sindhu S

U.G Student, Department of Electronics and Communication Engineering, Meenakshi Sundararajan Engineering

College, Chennai, Tamil Nadu, India

U.G Student, Department of Electronics and Communication Engineering, Meenakshi Sundararajan Engineering

College, Chennai, Tamil Nadu, India

Assistant Professor, Department of Electronics and Communication Engineering, Meenakshi Sundararajan Engineering

College, Chennai, Tamil Nadu, India

ABSTRACT: Digital media and signal processing applications are usually dominated by integer addition and multiplication. Prior approaches have proposed several solutions supported the radix-4 Booth recoding. This technique makes it possible to diminish the peak of a multiplier by half, this being the foremost widespread option when designing multipliers, as only easy multiples are required. The proposed algorithm uses reconfigurable nature of VLSI systems. The proposed structure utilizes low power and that would be compared in terms of power, area utilization, logic utilization etc. In the proposed system, design of low power Radix-4 and Radix-8 booth multiplier is being implemented using adjustable path selection routine that enable the Multiplier to save the carry path adjustable and finally combines both the result in the sum part.

KEYWORDS: Glitch Optimized circuit blocks, Glitch Filtering, array multipliers, Booth multipliers, Glitch reduction, Alternative logic styles.

I. INTRODUCTION

Today we all know that multiplier is using in every basic circuit. Today all the ALU system is predicated on multipliers. Complete arithmetic Logical part is predicated on a multiplier and if multiplier is consuming a lot of delay. Then the whole product which supported a multiplier is fail thanks to fail of multiplier. If multiplier have low speed and it'll work slowly. Regarding this is often our function is functioning in 2 seconds then it'll also take some delay. Then its outputs are going to be 2seconds+ delay. Booth's multiplication algorithm may be a multiplication algorithm that multiplies two signed binary numbers in twos complement notations. Booth's algorithm is of interest within the study of computer architecture.

II. METHODOLOGY

To design a low power adjustable path selective booth Multiplier architecture using RADIX-4 and RADIX-8 model.

• To enhance the working speed of Multiplier in most of the digital applications.

• To learn more about VLSI design principles and Low power design methodology.

Digital media and signal processing applications are usually dominated by integer addition and multiplication. In the proposed system, design of low power Radix-4 and Radix-8 booth multiplier is being implemented using adjustable path selection routine that enable the Multiplier to save the carry path adjustable and finally combines both the result in the sum part. The proposed algorithm uses reconfigurable nature of VLSI systems. The proposed structure utilizes low power and that would be compared in terms of power, area utilization, logic utilization etc.

EXISTING SYSYTEM

In the existing system, developing faster, smaller and power efficient Functional Units (FUs) is critical to implement efficient circuits is realized.



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

Volume 10, Issue 6, June 2021

DOI:10.15680/IJIRSET.2021.1006058

PROPOSED SYSTEM

In the proposed system, design of low power Radix-4 and Radix-8 booth multiplier is being implemented using adjustable path selection routine that enable the Multiplier to save the carry path adjustable and finally combines both the result in the sum part. The proposed algorithm uses reconfigurable nature of VLSI systems. The proposed structure utilizes low power and that would be compared in terms of power, area utilization, logic utilization etc. Software Required

Simulation Tool: MODELSIM 6.3 Implementation Tool: XILINX ISE 12.3 Language: VHDL

BLOCK DIAGRAM



Figure 1:Block Diagram

MODULE 1: DESIGN OF REFERENCE CLOCK GENERATOR

This module is used to generate the required number of different clock signals to vary the speed of the multiplier. The generator is design as configurable adaptive clock generator takes the global clock as base clock and perform 16 stages of clock division that can be selected ted through signal called the program.

MODULE 2: BOOTH MULTIPLIER

This module is that the radix 4 booth multiplier. during which the variable clock and adaptive path delay selection would be selected after integration. adaptive Booth. multiplication algorithm is meant using high speed adder. High. speed adder is employed to hurry up the operation of Multiplication. Designing of this algorithm is completed by using VHDL and simulated.

MODULE 3: ADAPTIVE CONTROLS & INTEGRATION

This module generates a user selectable mode selection switches and those controls the delayed shifting operation in the booth multiplier module. This mode selection is done using a signal named mode select (8 bits). variation in speed and adaptive controls improve the performance of N booth schemes in single VLSI hardware.

The Algorithm is as follows:

• From LSB to MSB, each 0 digit is retained within the recorded number until 1 is encountered.

• for each 1 digit, complement of 1 is inserted at the corresponding position in recorded number and every one other succeeding 1's complemented till a 0 is found.

• Then replace the-then found 0 with 1 and continue this method.



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

Volume 10, Issue 6, June 2021

DOI:10.15680/IJIRSET.2021.1006058

A 1-bit register, Q-1, is placed to the proper of LSB of Q-register. Initially, both are zeros. Iteration starts by checking multiplier bit-by-bit. As each bit is examined, value in Q-1 is additionally checked.



Figure 2: Flow chat

Static Power Verification and Exploration

In static verification, the primary step is to make sure the inputs to the planning flow (RTL, UPF, and SDC) are structurally and syntactically correct. By definition, static verification doesn't use test vectors, so this is often a really efficient thanks to review inputs before going into simulation or implementation flows. Lint and CDC checks are important generally to make sure your RTL is clean. UPF checks are often done either independently or with the corresponding RTL to make sure they're clean and SDC also can be statically checked along side RTL also. In power exploration, early estimates for power for the RTL are often driven, either with estimated switching or actual waveforms from simulation. Choices are often made early to enhance the general architecture of the planning by performing early RTL power analysis.

Dynamic Power Verification and Analysis

First off, does the sequence for the PMU control signals work correctly to pack up, clamp for isolation, save, restore, remove isolation clamp, and power up. This is a particularly important ask the planning RTL and UPF together to form sure the planning is functioning properly. Next, what sort of waveforms and toggle activity are seen within the design? The higher the activity factor, the more power is getting used. Hence, the waveforms produced are vital to accurately estimate power both early and late within the process.

Software Driven Power Analysis

For emulation-based low power flows, it's important to be able to capture the right peak windows for the design's power profile. Emulation allows review of a much wider set of data, enabling one to choose the windows that would be most valuable to generate waveforms to estimate power.

Power Implementation

RTL-based predictive power estimation allows, very early, to form RTL modifications with early power estimates. Power-specific isolation, level shifter, and retention cells are mapped to gates also, where timing, area and power are all a part of the value function for generating a Netlist and associated UPF'. DFT insertion occurs also, often simultaneously during this point. Once the Netlist and UPF' are complete, another round of checks is completed statically and dynamically at this level – once clean, the

results are input to physical Implementation. In physical implementation, floor planning is completed with macro placement and power routing in mind. Then placement is performed where power switches are physically inserted and placed; and iterations of placement, routing estimation, logical optimizations, and clock tree synthesis are performed to once more tradeoff for timing, area, and power. Finally, the routing step occurs, where pre-route of the priority signals (clock, power enables, switch connections) is completed followed by detailed routing of the remainder of the planning – all with emphasis on reducing power more granularly, while still trying to satisfy the timing and area targets.



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

Volume 10, Issue 6, June 2021

DOI:10.15680/IJIRSET.2021.1006058

Signoff

UPF consistency should once again be checked during signoff. However, this time with the Netlist and UPF' from logic synthesis and UPF" from physical implementation. This will ensure that the connections and changes made to the netlist and UPF are consistent and clean, and the power intent is preserved. Logical equivalence checks comparing RTL and UPF vs. Gates and UPF to ensure the design meets timing; and power analysis with detailed waveform behaviors to give accurate power estimation results.

THE ALGORITHM

Booth's algorithm examines adjacent pairs of bits of the 'N'-bit multiplier Y in signed two's complement representation, including an implicit bit below the least significant bit, y-1 = 0. For each bit Yi, for i running from 0 to N – 1, the bits Yi and yi–1 are considered. Where these two bits are equal, the product accumulator P is left unchanged. Where Yi = 0 and yi–1 = 1, the multiplicand times 2i is added to P; and where Yi = 1 and yi–1 = 0, the multiplicand times 2i is subtracted from P. The final value of P is the signed product. The representations of the multiplicand and product are not specified; typically, these are both also in two's complement representation, like the multiplier, but any number system that supports addition and subtraction will work as well. As stated here, the order of the steps is not determined. Typically, it proceeds from LSB to MSB, starting at I = 0; the multiplication by 2i is then typically replaced by incremental shifting of the P accumulator to the right between steps; low bits can be shifted out, and subsequent additions and subtractions can then be done just on the highest N bits of P.There are many variations and optimizations on these details. The algorithm is often described as converting strings of 1s in the multiplier to a high-order +1 and a low-order –1 at the ends of the string. When a string runs through the MSB, there is no high-order +1, and the net effect is interpretation as a negative of the appropriate value.

A typical implementation

Determine the values of A and S, and therefore the initial value of P. All of those numbers should have a length adequate to (x + y + 1).

A: Fill the foremost significant (leftmost) bits with the worth of m.

S: Fill the foremost significant bits with the worth of (-m) in two's complement notation.

P: Fill the foremost significant x bits with zeros.

Determine the 2 least significant (rightmost) bits of P.

If they're 01, find the worth of P + A. Ignore any overflow.

If they're 10, find the worth of P + S. Ignore any overflow.

If they are 00, do nothing. Use P directly in the next step.

If they are 11, do nothing. Use P directly in the next step.

Arithmetically shift the worth obtained within the 2nd step by one place to the proper. Let P now equal this new value. This is the product of m and r and reducing the number of partial products. It is possible to scale back the amounts of partial products by half, by using the technique of radix 4 Booth recoding. we only take every second column, and multiply by ± 1 , ± 2 , or 0, to get an equivalent result. So, to multiply by 7, we will multiply the partial product aligned against the smallest amount significant bit by -1, and multiply the partial product aligned with the third column by 2

This is the same result as the equivalent shift and add method:

The advantage of this method is that the halving of the amounts of partial products. this is often important in circuit design because it relates to the propagation delay within the running of the circuit, and therefore the complexity and power consumption of its implementation. it's also important to notice that there's comparatively little complexity penalty in multiplying by 0, 1 or 2. All that's needed may be a multiplexer or equivalent, which features a delay time that's independent of the dimensions of the inputs. Negating 2's complement numbers has the added complication of wanting to add a "1" to the LSB, but this will be overcome by adding one correction term with the required "1"s within the correct positions.

Radix-4 Booth Recoding

To Booth recode the multiplier term, we consider the bits in blocks of three, such each block overlaps the previous block by one bit. Grouping starts from the LSB, and therefore the first block only uses two bits of the multiplier.



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

Volume 10, Issue 6, June 2021

DOI:10.15680/IJIRSET.2021.1006058

III. EXPERIMENTAL RESULTS

The output obtained when images with glitch and without glitch undergo the process in MATLAB is as follows.

- The frequency is synthesizable and at 10mhz and also in 1ghz.
- It will work under 30% to 40% and produce accurate results.
- It works under low power and it is very synthesizable.



Figure 3: with glitch



IV. CONCLUSION

The design of low power radix 4 booth multiplier AND 8-radix is implemented successfully and simulation done using Modelsim6.3 and XILINX ISE. The results are validated and tested. The results are clearly turned up and



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 7.512|

Volume 10, Issue 6, June 2021

DOI:10.15680/LJIRSET.2021.1006058

reconfigurable in nature. Further the RADIX-4 Booth multiplier is improved with low power techniques and other RADIX structures are being tested verified. The proposed framework achieves high accuracy.

REFERENCES

[1] R. Muralidharan and C. H. Chang, "Area-power efficient modulo 2n -1 and modulo 2n +1 multipliers for {2n - 1,2n ,2n +1} based RNS," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 10, pp. 2263–2274, Oct. 2012.

[2] R. Muralidharan and C. H. Chang, "A simple radix-4 Booth encoded modulo 2n +1 multiplier," in Proc. IEEE Int. Circuits Syst., Rio de Janeiro, Brazil, May 2011, pp. 1163–1166.

[3] C.Efstathiou, K.pekmestiz and N. Axelos, "On the design of modulo 2n +1 multipliers," in Proc. 14th Euromicro Conf. Digit. Syst. Design, Oulu, Finland, Aug. 2011, pp. 453–459.

[4] J. W. Chen and R. H. Yao, "Efficient modulo 2n +1 multipliers for diminished drepresentation" IET Circuits, Devices, Syst., vol. 4, no. 4, pp. 291–300, Jul. 2010.

[5] H. T. Vergos, C. Efstathiou, and D. Nikolos, "Diminished-one modulo 2n +1 adder design," IEEE Trans.Comput., vol. 51, no. 12, pp.1389–1399, Dec. 2002.





Impact Factor: 7.512





INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

🚺 9940 572 462 应 6381 907 438 🖂 ijirset@gmail.com



www.ijirset.com