

e-ISSN: 2319-8753 | p-ISSN: 2347-6710

EDIA

International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 11, Special Issue 1, April 2022

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

## Impact Factor: 8.118

9940 572 462

6381 907 438

 $\bigcirc$ 





International Journal of Innovative Research in Science, Engineering and Technology<br/>An ISO 3297: 2007 Certified OrganizationVolume 11, Special Issue 1, April 20229th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '22)

28 <sup>th</sup> -29 <sup>th</sup> April 2022

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

## An Low-Power Network on Chip Router for Data Flow Architecture with Optimized 2D Mesh Topology

Dr. R. Poovendran<sup>1</sup>, V. Santhosh<sup>2</sup>, Y. Gokul<sup>3</sup>, J. Hariprasanth<sup>4.</sup>

Professor, Department of Electronics and Communication Engineering, Adhiyamaan College of Engineering,

Krishnagiri, Tamil Nadu, India<sup>1</sup>

U. G Scholars, Department of Electronics and Communication Engineering, Adhiyamaan College of

Engineering, Krishnagiri, Tamil Nadu, India<sup>2-4</sup>

**ABSTRACT**: When the Connectivity of the data is too much then the nearest router will be allocated to make the efficient transfer. The requirement for executing solid information move in remote sensor networks is as yet an open issue in the exploration local area. In spite of the fact that group directing plans are portrayed by their low upward and productivity in solid information move in conventional remote sensor organization, this potential is still yet to be used for reasonable directing choices in the climate with deterrents and voids, through ravenous and border sending. In this paper, a clever Grid-Based Reliable Routing (GBRR) procedure is introduced. This is accomplished by the making of virtual bunches in view of square lattices from which the following bounce decision is made in light of intra-group and between bunch correspondence quality. The reproduction result shows that the created plan can make greater headway to the BS as against the standard choices of applicable bunching course select tasks, while guaranteeing channel quality. Further recreation results have shown the improved unwavering quality, lower inertness and energy effectiveness of the gave plot haphazardly hubs and deterrents circulation.

KEYWORDS: Multi-destination, router, network-on-chip, dataflow architecture, high-performance computing

#### I. INTRODUCTION

Network on chip (NoC) refers to a communication system on AN microcircuit which might deliver the goods a high level of similarity as a result of, all links in the intelligence officer will be operated at the same time on completely different information packets. increasing integration prompts a circumstance wherever ordinarily used bus structure lands up perceptibly blocked and swollen capacitance that posture physical problems. In intelligence officer design, the most network elements area unit wires and routers.[1] Processors, reminiscences and different IP-blocks (Intellectual Property) area unit connected to routers. Routing rule is a crucial style conception of intelligence officer that is to blame for crucial AN economical route for the information or packets to be transferred from supply to destination. For space forced intelligence officer style, if the input buffer size will be shortened then the quantity of Virtual channels (VCs) will be reduced that plays a key role in shaping the general performance of the network. intelligence officer design will be adjusted for a selected application to accomplish best vitality, execution and value trade-offs. the planning must meet some needs like reduced latency, warranted outturn, spare transfer capability etc. a lot of delays are made throughout packet transmission once the network is overcrowding. during this scenario, by introducing an efficient routing to create a harmony between the time postponement and outturn rate turns into the key issue. Also, the buffer house within the routing ought to be fastidiously allotted as it is directly proportional to space overhead, during this project, we tend to propose and execute the applying of our changed XY routing rule in 2nd mesh topology additionally with an economical priority primarily based buffer assignment theme to attain reduced latency and desired



Organized by

#### Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

outturn in a very wired on-chip network. we tend to conjointly observe the impact of victimization completely different variety of virtual channels within the buffer block in terms of latency and packet drops.

#### **II.OBJECTIVES**

This project was to increase the network performance without sacrificing or reducing the degree of adaptiveness on the network. Reduce time and move easily between design and implementation

#### **III. LITERATURE SURVEY**

## [1]2019 Chen T S, Du Z D, Sun N H, Wang J, Wu C Y, Chen Y J, Temma O. Dianna: A small-footprint high-throughput accelerator for present machine-learning In Proc. the nineteenth International Conference on branch of knowledge Support for Programming Languages and operative Systems.

Machine-Learning tasks have become pervasive during a broad vary of domains, and during a broad vary of systems (from embedded systems to knowledge centres). At constant time, a tiny low set of machine-learning algorithms (especially Convolutional and Deep Neural Networks, i.e., CNNs and DNNs) area unit proving to be progressive across several applications. As architectures evolve towards heterogeneous multi-cores composed of a mixture of cores and accelerators, a machine learning accelerator can do the rare combination of potency [2] (due to the tiny range of target algorithms) and broad application scope.

## [2]2019 Voitsechov D, Etsion Y. Single-graph multiple flows: Energyefficient style various for GPGPUs.In Proc. The41st Int. Symp. pc design.

We gift the single-graph multiple-flows (SGMF) design that mixes coarse-grain reconfigurable computing with dynamic dataflow to deliver large thread-level correspondence. The CUDA-compatible SGMF design is positioned as AN energy economical style various for GPGPUs. The design maps a figure kernel, depicted as a dataflow graph, onto a coarse-grain reconfigurable material composed of a grid of interconnected practical units. every unit dynamically schedules instances of constant static instruction originating from completely different CUDA threads. The dynamically regular practical units change streaming the information of multiple threads (or graph flows, in SGMF parlance) through the grid. the mixture of statically mapped directions and direct communication between functional units obviate the requirement for a full instruction pipeline and a centralized register file, whose energy overheads burden GPGPUs. we tend to show that the SGMF design delivers performance

### [3] .2019TranA T, Baas B Achieving superior on-chip networks with shared-buffer routers.IEEE Transactions onVery giant Scale Integration (VLSI) Systems.

Therefore, an oversized range of buffer queues within the network area unit empty and different queues area unit largely busy. This observation motivates US to style router design with shared queues (RoShaQ), router design that maximizes buffer utilization by permitting the sharing multiple buffer queues among input ports. Sharing queues, in fact, makes victimization buffers additional economical thus is in a position to realize higher output once the network load becomes significant. On the opposite aspect, at light-weight traffic load, our router achieves low latency by permitting packets to effectively bypass these shared queues. Experimental results on a 65-nm CMOS standard-cell method show that over artificial traffics RoShaQ has Revolutionary Organization 17 November less latency and eighteen higher saturation output than a typical virtual channel (VC) router. as a result of its higher performance, RoShaQ consumes 9/11 less energy per transferred packet than VC router given constant buffer house capability. Over real multitask applications and E3S embedded benchmarks victimization near-optimal NMAP mapping algorithmic rule, RoShaQ has thirty second lower latency than VC router and targeting constant application output with half-hour lower energy per packet



#### -23 April 202

#### Organized by

#### Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

## [4] 2018 Milinkovic V, Salom J, Trifunovic N, Giorgi R.Guide toDataflow Supercomputing (1st edition). Springer International business enterprise.

A pc with a high level of performance as compared to a general pc. The performance of a mainframe computer is often measured in floating-point operations per second (FLOPS) rather than million directions per second (MIPS). Since 2017, there are aunit supercomputer which may perform over 1017 FLOPS (a hundred quadrillion FLOPS, one hundred petaflops or one hundred PFLOPS).[3] Since November 2017, all of the world's quickest five hundred supercomputers run Linux-based operative systems.[4] extra analysis is being conducted within the us, the ecu Union, Taiwan, Japan, and China to create quicker, additional powerful and technologically superior

### [5] 2018 dynasty L, Zhou L. AN equilibrium partitioning methodology for multicast traffic in 3D NOCarchitecture.In Proc. TheIFIP/IEEE International Conference on terribly giant Scale Integration.

The mode of data transmission within the network has important impact on the general system performance. Multicast routing will make the most of the inherent parallelization offered by the MPSoCs to speak the messages expeditiously. However, the transmission latency could be a bottleneck that has become a barrier to enhance the performance. during this paper, to cut back the entire transmission latency within the network, we tend to propose AN equilibrium partitioning methodology, which may acquire a trade-off between the start-up latency and therefore the network latency to cut back the entire transmission latency. The experiment results demonstrate that the projected methodology will cut back the typical latency by eighteen.3% at the most than the previous algorithmic partitioning (RP) methodology, once the design is 16× 16× three mesh and therefore the packet size is fifteen flits. additionally, the quantifiability of the equilibrium partitioning methodology is healthier than the contrastive methodology.

#### **IV. EXISTING METHOD**

Traditional dataflow design will be divided into 2 types: coarse-grained dataflow architectures and fine-grained dataflow architectures. Coarse grained dataflow architectures, like TeraFluxandRunnemede [30], partition programs into several program blocks per their dependency. Fine-grained dataflow architectures, like TRIPS, Wave Scalar and SGMF include several PEs that execute directions in dataflow execution model. knowledge dependency is pictured directly in directions. The dataflow graph is mapped into the letter array and every letter executes solely a part of the dataflow graph and transfers their results on to their shoppers. Fine-grained [5] dataflow designs area unit typically applied in domain-specific superior computing architecture. The dataflow design adopted during this work could be a fine-grained dataflow design. it's a domain-specific design designed for parallel applications and extremely like SGMF.

#### V. PROPOSED METHOD

The projected router supports multiple destinations. It will transfer information with multiple destinations in an exceedingly single transfer, the router adopts output buffer to maximise turnout and adopts non-flit packets to attenuate transfer delay. The projected router will improve the performance of dataflow design by three.6x over a progressive router. The model restricts the locations wherever some turns may be taken so situation is avoided. as compared with previous ways, the degree of routing adaptiveness provided by the model is a lot of even for various source-destination pairs. The mesh network could enjoy this feature in terms of communication potency. Here we have a tendency to measure load distribution as the total range of flits responded to the nodes. The routing formula calculates the routes by creating selections regionally at each switch betting on the get able information measure in every direction to the adjacent routers. For transferring the packets, wherever information measure stability is needed, an affiliation is established from the beginning purpose of the dealings to the tip purpose. Upon finding the routes [6], a conformist buffer block is equipped by



Organized by

#### Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

the routers. once a route is chosen, appropriate blocks of buffer ought to be organized betting on the demand of that route.

#### VI. METHODOLOGY

The mechanisms will cut back the chance of congestion in routers and reduce the packet transfer delay in dataflow design shows the typical transfer delay in every router. The packets in NoCs and improve the potency of information transfer of routers. It shows the entire range of packets transferred in NoCs with and while not multi-destination. during this work, we have a tendency to analyse and extract the options of information transfers in NoCs of dataflow architecture: multiple destinations, high injection rate, and performance sensitive to delay. Experimental results show that the projected router will improve the performance of dataflow [7] design by over a progressive router.



#### VII. ARCHITECTURE

Figure 1: Architecture of the dataflow processor used as the experimental platform



#### 6 -29 April 2022

#### Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

#### VIII.FLOW CHART OF BUFFER ALLOCATION



#### **Fig.no.4.1:** The flowchart of buffer allocation process

#### Flow chart Description:

As buffers in NOC routers are necessary to improve the performance of network, it is necessary to attenuate the size of the buffers and conjointly optimize their usage via a correct management while not disrupting the potency. A VC is an additional buffer related to the physical channel, that will accomplish partition between flows having the same physical channel. The flow of buffer allocation is given within the higher than diagram. The Received values are decoded (VCID) and input VC are allotted. Then the sector that is taken into account because the destination is sent to the routing logic for the desired operation to perform [8] within the network. The output VC are coming back. If the output VC is full, the out-of-stock wait are activated and also the method is stopped and if it's not full, the output VC are allotted, and also the request statement is sent to the switch distributor because the next step. Then, the action of receiving input for future node can present itself, and eventually the VC are updated. once this step, the method is all over because the procedure is completed.

#### **IX. RESULT AND DICUSSION**

The picture represents the graph which shows the performance of the traditional network and it shows that the performance decreases gradually.



International Journal of Innovative Research in Science, Engineering and Technology<br/>An ISO 3297: 2007 Certified OrganizationVolume 11, Special Issue 1, April 20229th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '22)

28 <sup>th</sup> -29 <sup>th</sup> April 2022 Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India



(a)Modified network in which high injection allocation.

(b) Performance of different router on node with typical data flow.

(c) The graph performance of the network is improved by implementing the new modified technique.

(d) Reduction of packet on nodes with counts through multi-destination mechanism

#### X. EXPERIMENTAL RESULT

The picture represents the graph which shows the performance of the traditional network and it shows that the performance decreases gradually.

#### **XI. CONCLUSION**

The adopted mechanisms will cut back the chance of congestion in routers and reduce the packet transfer delay in dataflow design shows the typical transfer delay in every router. Multi-destination will cut back the packets in NoCs and improve the potency of knowledge transfer of routers. shows the entire variety of packets transferred in NoCs with and while not multi-destination. thus, routers supporting 2 destinations are able to do the best performance per space in dataflow design. thus, routers supporting 2 destinations are able to do the best performance per space in dataflow design. during this work, we have a tendency to analyse and extract the options of knowledge transfers in NoCs[9] of dataflow architecture: multiple destinations, high injection rate, and performance sensitive to delay. Experimental results show that the planned router will improve the performance of dataflow design by over a progressive router.



## International Journal of Innovative Research in Science, Engineering and TechnologyAn ISO 3297: 2007 Certified OrganizationVolume 11, Special Issue 1, April 20229th National Conference on Frontiers in Communication and Signal Processing Systems (NCFCSPS '22)

#### 28 <sup>th</sup> -29 <sup>th</sup> April 2022

Organized by

Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India

#### REFERENCES

1. 2019 bird genus T S, Du Z D, Sun N H, Wang J, Wu C Y, Chen Y J. Tema O. DianNao: A small-footprint high-throughput accelerator for omnipresent machine-learning In Proc. the nineteenth International Conference on field of study Support for Programming Languages and operative Systems.

2. 2019 Voitsechov D, Etsion Y. Single-graph multiple flows: Energy efficient style different for GPGPUs.In Proc. The41st Int. Symp. laptop design.

3. 2019TranA T, Baas B M. Achieving superior on-chip networks with shared-buffer routers. IEEE Transactions onVery massive Scale Integration (VLSI) Systems.

4. 2018 Milutinovic V, Salom J, Trifunovic N, Giorgi R. Guide toDataflow Supercomputing (1st edition). Springer International business.

5. 2018 Wei L, Zhou L. associate equilibrium partitioning methodology[10]for multicast traffic in 3D Nonarchitecture Proc. TheIFIP/IEEE International Conference on terribly massive Scale Integration.

6.Xiao-Wei She received his Bachelor's degree in engineering and technology from the varsity of engineering and Technology, Huazhong University of Science and Technology, Wuhan, in 2010. he's presently a hydrogen ion concentration. D. candidate in University of Chinese Academy of Sciences, Beijing. His main analysis interests embrace processor micro-architecture and superior laptop systems.

7.Xiao-Chun Received his hydrogen ion concentration. degree in laptop design from Institute of Computing Technology, Chinese Academy of Sciences, Beijing, in 2010. he's presently associate professor in Institute of Computing Technology, Chinese Academy of Sciences, Beijing. His main analysis interests embrace superior laptop design and code simulation.

8.Xu Tan received his Bachelor's degree in engineering and technology from Capital traditional University, Beijing, in 2012. he's presently a hydrogen ion concentration. D. candidate in University of Chinese Academy of Sciences, Beijing. His main analysis interests embrace highperformance laptop design and code simulation.

9.Da Wang received her hydrogen ion concentration. degree in laptop design from Institute of Computing Technology, Chinese Academy of Sciences, Beijing, in 2009. he's presently associate professor in Institute of Computing Technology, Chinese Academy of Sciences, Beijing. Her main analysis interests embrace processor micro-architecture and VLSI style.

10.Lunkai Zhan received his B.S. degree in engineering and technology from Wuhan University, Wuhan, in 2006, and his Ph.D. degree in laptop design from Institute of Computing Technology, Chinese Academy of Sciences, Beijing, in 2014. he's presently a postdoctoral scholar within the Department of engineering, the University of Chicago, Illinois. His analysis interests embrace cache/memory design, field of study support for rising device technologies and accelerator style.

#### BIOGRAPHY



Dr. R. Poovendran, Associate Professor, Electronics and Communication Engineering Department, Adhiyamaan College of Engineering, Anna University.



### Organized by

#### Department of ECE, Adhiyamaan College of Engineering, Hosur, Tamilnadu, India



V. Santhosh, Student, Electronics and Communication Engineering Department, Adhiyamaan College of Engineering, Anna University.



Y. Gokul, Student, Electronics and Communication Engineering Department, Adhiyamaan College of Engineering, Anna University.



J. Hariprasanth, Student, Electronics and Communication Engineering Department, Adhiyamaan College of Engineering, Anna University.





Impact Factor: 8.118





# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com