

e-ISSN: 2319-8753 | p-ISSN: 2347-6710

EDIA

International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 11, Issue 9, September 2022

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

Impact Factor: 8.118

9940 572 462

6381 907 438

 \bigcirc





| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 8.118|

||Volume 11, Issue 9, September 2022||

DOI:10.15680/IJIRSET.2022.1109046

Field Programmable Gate Array Implementation Based on Lookup Tables Using Reversible and Irreversible Logic

Pratima Venkumahanthi¹, Manasa Chintala²

U.G. Student, Department of Electronics and Communication Engineering, Andhra University, Visakhapatnam,

Andhra Pradesh, India¹

U.G. Student, Department of Electronics and Communication Engineering, Andhra University, Visakhapatnam,

Andhra Pradesh, India²

ABSTRACT: Reversible logic plays a prominent role in the fields of low power computation, cryptography, DSP, and emerging fields of quantum computing. Reversible logic gate is a logic device with one to one mapping between the vectors of n inputs and n outputs. Due to this, loss of information and power dissipation is zero. When CLB's of FPGA, Combinational and sequential circuits which are designed using irreversible logic gates are used, there would be disadvantages like information loss, power dissipation and delay.

This paper proposes an idea of using reversible logic gates to overcome these drawbacks. The idea where each of the components like LUT's,Sequential elements(flipflops), MUX and control circuitry which are required to design the CLB(Control Logic Block) in FPGA has been replaced with reversible logic which there by improves the performance in terms of gates, delay,garbage outputs and power dissipation is supported by providing experimental comparison.

KEYWORDS: Reversible logic gates, FPGA, CLB, Multiplexer(MUX), Flipflops, LUT(Look Up Table).

I. INTRODUCTION

In any irreversible logic circuit like AND,OR, EXORone bit of information is lost for every computation performed. Asper Landauer's principle, any irreversible logic computation results in a considerable generation of heat energy(kTln2) for every bit of information loss observed, which makes it difficult to extract the useful information.

The heat energy loss due to n bits = kTln2 Joules * n

where k (Boltzman constant) = $1.38 \times 10-23$ J/k, T - room temperature in kelvin

Hence, if Moore's law is still dominant, then the density of circuit increases which in turn magnify the energy loss. Though modern computations and fabrication process reduced heat loss, physical limitation still persists. Therefore, to overcome this disadvantage in future technology, the architecture of all the logic blocks can be implemented using REVERSIBLE LOGIC.

REVERSIBLE LOGIC: A logic function where there is a nxn injective(one to one) mapping between the input and output, without any repetition is called Reversible logic.So, a nxn Reversible gate is

the one which has n inputs and n outputs for distinct inputs.Reversible logic does not lose information. Hence, zero energy dissipation is possible here, which aids in quantum computations.The most common reversible gates are Toffoli, Fredkin, Peres and Feynman, HNFG, Sayem.In this paper, we present the idea of designing a FPGA using reversible logic.



FPGA: Field Programmable Gate Array is a semiconductor logic chip, which contains many thousands of gates and can be programmed to perform almost any kind of digital logic similar to PLD.

CLB: Configurable Logic Block(CLB) is the basic component of FPGA which is mostly a cluster of BLE(basic logic element) connected through a local routing network.EachBLE consists of a LUT-4 and a Flip-Flop.

The optimised parameters which are used in our comparison between irreversible and reversible CLB are:

Garbage Outputs: Reversibility of the circuit is maintained by disposing the unnecessary outputs of the whole circuit into a single output i.e., garbage output which could be left unused.



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 8.118|

Volume 11, Issue 9, September 2022

| DOI:10.15680/IJIRSET.2022.1109046 |

Quantum Cost: The total number one-by-one (1x1) reversible gates and two-by-two (2x2) reversible gates used in the reversible circuit design. It should be as low as possible.

Number of Gates: The total number of gates used in a circuit. This should be maintained as minimum as possible. Delay: The delay of a logic circuit is the maximum number of gates in a path from any input line to any output line, assuming that, each gate performs computation in one unit time and all inputs are available before computation begins Paper is organized as follows. Section II describes the steps involved in implementing the idea. The application of reversible logic to the basic components of CLB in FPGA is given in Section III. Section IV presents simulation results of the RTL schematic of CLB using Veri log HDL in Xilinx. Finally, Section V presents conclusion.

II. RELATED WORK

Large amount of heat is dissipated from High performance chips. This can be a practical limitation to improve the performance of the system. Theonly physical possible way to improve the performance of the system would be the usage of reversible circuits that conserves the information by uncomputing bits. Reversible computing will also lead to advancement in energy efficiency and also portability. As the circuit element sizes are reduced to atomic size limits in reversible computing, it makes the device more portable.

Lookup tables(LUT) are used to design the architecture of CLB's and I/O pads in FPGA using irreversible logic gates presently.

Lookup table gives us the output for the given input. It is a custom-made truth table which has the values according to our FPGAbased on our requirements. According to Moore's Law, for every 24 months, the number of transistors on a chip gets doubled which will lead to massive increase in the power loss making it the main disadvantage in future technology.

The first stage of our work implements the components of CLB and I/O block using reversible logic gates. The next stage involves the development of HDL code for the elements and simulation of results in terms of delay, power using Xilinx for both reversible and irreversible CLB. The results testify the effectiveness of reversible logic over irreversible logic.

III. METHODOLOGY

The basic components of CLB are 2*1 mux, 4*1 mux, 3 input LUT, and 4 input LUT, SR latch,D flipflop. We would be designing basic components using reversible logic gates.

2*1 Mux - RMUX gate: In this proposed design, reversible multiplexers can be implemented using RMUX1 reversible logic gates. A single RMUX1 gate can be used as 2*1 mux.





Irreversible 2*1 multiplexer

RMUXgate as 2*1 multiplexer

The output expression Q which is a primary output of Reversible 2x1 Multiplexer is given by Q = A'B + AC. The output terminals named with P and Rare only used to satisfy the reversibility criteria.

4*1 Mux - MSB gate: In this proposed design, reversible 4*1 multiplexers can be implemented using MSB reversible logic gate. The output R= B'(A'C^AD)^B(A'E^AF) is the primary output of (MSB Gate) reversible 4*1 mux.

When A=0,B=0 R=1(C^0)^0=C When A=0,B=1 R=0^1(E^0)=E When A=1,B=0 R=1(0^D)^0=D When A=1, B=1 R=0^1(0^F)=F

The output terminals P, Q, S, T, U are utilized just to Satisfy the reversibility criteria.



MSB GATE as 4*1 multiplexer



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 8.118|

||Volume 11, Issue 9, September 2022||

DOI:10.15680/LJIRSET.2022.1109046

3- INPUT LUT - RMUX gate: 3 input LUT can be implemented using RMUX as proposed. Two of these can be functional generator outputs the third input must come from outside the block. The output can be same as that of RMUX gate and the equation will be Y=AB+B'C



4-INPUT LUT - TG AND HNF GATE: In this proposed design, a 4 input LUT can be implemented using Toffoli, HNFG gates. The Boolean equation Y = (A&B)(C+D) is implemented in CLB using LUT.





4-INPUT LUT

Truth Table of 4-INPUT LUT

SR latch - PERES gate: The reversible SR latch designs are not gated in nature as they do not have clock. In this proposed design. A reversible SR latch can be implemented by using two peres gates. The characteristic equation is Q+=S+R-.

From the characteristic equation, we observe that for five input Combinations (S=0,R=0,Q=1),(S=1,R=0,Q=0),(S=1,R=0,Q=1),(S=1,R=1,Q=0) and (S=1,R=1,Q=1) we have Q+=1. When S=1,R=1 SR latch enters an unstable condition.





SR LATCHReversible SR FLIPLOP using Peres gates

D Flip flop - Fredkin gate: The D flip- flop in digital systems are considered as the basic memory element as D is likewise considered as Delay line element. In this proposed design, a reversible D

flipflop can be implemented by using a Fredkin gate. The Characteristic equation is Qn+1 = D.







| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 8.118|

Volume 11, Issue 9, September 2022

DOI:10.15680/IJIRSET.2022.1109046

Reversible and Irreversible CLB:Comparison is made between reversible and irreversible CLB based on delay, power dissipation, number of gates and garbage outputs. Here we implement CLB by using reversible LUT's in the place of function generators, RMUX instead of 2*1 mux, MSB instead of 4*1, Fredkin gate as reversible D flip flop, SR latch using Peres gates.



IRREVERSIBLE CLB



REVERSIBLE CLB



| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 8.118|

||Volume 11, Issue 9, September 2022||

DOI:10.15680/IJIRSET.2022.1109046

IV. EXPERIMENTAL RESULTS

Register-transfer-level (RTL) abstraction is used in hardware description languages like Verilog to create high-level representations of a circuit.

Simulation is the process of using a simulation software (simulator) to verify the functional correctness of a digital design that is modelled using a hardware description language) like Verilog. Xilinx ISE(Integrated Synthesis Environment) is the software tool used here for Synthesis and analysis of HDL designs, enabling the developer to synthesize their designs, perform timing analysis, examine RTL diagrams, simulate design's reaction to different stimuli, and configure the target device with the programmer.

The RTL Schematic of the implemented reversible Configurable Logic Block (CLB) is shown below. It is designed by using reversible 2*1 MUX ,4*1 MUX and D flip-flop and the inputs are transferred to output after performing the logic function by making necessary interconnection through logic gates. This is the final CLB block implemented in the project.



RTLSchematic of reversibleCLB

This is the final function simulation waveform of combinational function implemented in reversible CLB. A four variable Boolean equation ~ (AB)(C+D) is implemented in CLB. For example the input combination A=0, B=1, C=1, D=1 produces and output y=1.It consists of input clock to set/reset the flip-flops. Based on the selection lines from the selector the output of the CLB Block is obtained

| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 8.118|



||Volume 11, Issue 9, September 2022||

| DOI:10.15680/IJIRSET.2022.1109046 |



Simulation Waveform of Reversible CLB

The RTL schematic and simulation waveform of Irreversible CLB are shown below :



RTL Schematic of irreversibleCLB

e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 8.118|

IJIRSET

||Volume 11, Issue 9, September 2022||

| DOI:10.15680/IJIRSET.2022.1109046 |

9	PR: PPB.	یە یە 🗟 👂	1	1	<u>م</u> ا		▶ ^X slo	00us 🗸	63		Re-launch							
۲																		7,000.000 ns
0	Name	Value		6,400	ns		6,500 n	IS .	1	6,600 ns		6,700 n	s	6,800 n	s	6,	900 ns	7,000 ns
2	1 <mark>11</mark> c0	1																
P	l 🔓 c1	0																
	lla c2	0																
	ી 🔓 🖪	0																
*	1 🔓 ց0	1																
<u>•</u> r	ll_ g1	1																
-	1 g2	0																
Ĭ.	ling 3	0																
<u>_</u>	lin fo	1				1												
⁹ 1	1 f1	1																
5	1 f2	0																
И	l ₁₁ f3	0																
	Ling clk	1	Л.	I			Ш		Л									
	L <u>1</u> z0	1																
	L <u>s</u> z1	0																
	Lo f	0																
	0	0	_															
	Lm g	0											_					

Simulation Waveform of irreversible CLB

Comparison of parameters of reversible gates :

LOGIC DESIGN	GATES	NO OF GATES	GARBAGE OUTPUTS	NO OF LUTS	DELAY(ns)
2*1 MUX	RMUX	1	2	2	6.209
4*1 MUX	MSB	1	5	2	6.55
SR FLIPFLOP	PERES	2	2	2	6.236
JK FLIPFLOP	FREDKIN	2	2	2	6.209
D FLIPFLOP	FREDKIN	1	3	1	4.283
T FLIPFLOP	CNOT	1	3	2	6.03
	FREDKIN	1			
4-INPUT LUT	TG	3	8	2	6.209
	HNF	1			
3-INPUT LUT	RMUX	1	2	1	6.209
CLB			27	2	7.523

 TABLE 7.1
 COMPARISION PARAMETERS OF REVERSIBLE GATES

Comparision Parameters Of Irreversible Gates :

LOGIC DESIGN	NO OF 4 INPUT LUTS	DELAY(ns)
2*1 MUX	2	7.20
4*1 MUX	2	6.557
SR FLIPFLOP	1	6.39
JK FLIPFLOP	2	7.40
D FLIPFLOP	3	7.383
T FLIPFLOP	2	7.44
4-INPUT LUT	1	6.209
3-INPUT LUT	1	6.209
CLB	2	7.579

 TABLE 7.2
 COMPARSION PARAMETERS OF IRREVERSIBLE GATES

よう は IJIRSET

| e-ISSN: 2319-8753, p-ISSN: 2320-6710| <u>www.ijirset.com</u> | Impact Factor: 8.118|

Volume 11, Issue 9, September 2022

DOI:10.15680/IJIRSET.2022.1109046

V. CONCLUSION

We have successfully implemented the FPGA based on Look Up Table using Reversible logic which thereby will reduce the known drawbacks we face when irreversible logic is used. We have compared the performance of Reversible CLB with irreversible CLB and reached the conclusion that delay, power dissipation and information loss is greatly minimized when reversible logic devices are used.

Thus, Reversible logic computing is considered as a great advancement in the field of VLSI. Therefore, Reversible computing may have applications in those areas which require high energy efficiency, speed and performance, like

- Low power CMOS.
- Quantum computer.
- Nanotechnology.
- Optical computing.
- DNA computing.
- Computer graphics.
- Communication.

References

1. Landauer.R "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 1961, Vol.No. 5, Issue No. 3, pp 183-191.

2. C.H.Bennett"Logical Reversibility of Computation", IBM J. Research and Development, 1973, Vol. No.17, pp 525-532.

3. Majid Mohammdi "Behavioral Model of V and V+ gates to implement the reversible circuits using quantum cost", 2008, IEEE.

4. D.Michael Miller and Zahra Sasanian,"Lowering the quantum gate cost of reversible circuits", IEEE, 2010.

5. Ashima Malhotra, Charanjit Singh, Amandeep Singh, "Efficient Design of Reversible Multiplexers with Low Quantum Cost", International Journal of Engineering Research and Applications, Volume 4, Issue 7, July 2014.pp.20-23.

6. B.Raghu Kanth, "A Distinguish between reversible and conventional logic gates", International Journal of Engineering Research and Application, 2012, Vol. No.2, Issue No.2, pp.148-151.

7. A.S.M. Sayem, Masashi Ueda, "Optimization of reversible sequential circuits", in journal of computing, volume 2, issue 6, june 2010, issn 2151-9617.

8. A.S.M. Sayem ,M.M.A. Polash, H.M.H Babu, "Design of a reversible logic block of FP GA", proceedings of silver Jubilee Conference on Communication Technologies and VLSI design (CommV'09), VIT University, Vellore, India. Oct. 8 -10, 2009, pp: 501-502





Impact Factor: 8.118





INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com