

e-ISSN: 2319-8753 | p-ISSN: 2347-6710

EDIA

# International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 12, Issue 7, July 2023

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

# Impact Factor: 8.423

9940 572 462

 $\bigcirc$ 



| |e-ISSN: 2319-8753, p-ISSN: 2320-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

**Volume 12, Issue 7, July 2023** 

| DOI:10.15680/IJIRSET.2023.1207062 |

# 10/100 Mbps Ethernet MAC FIFO Controller

Nayana M G, Raju C, K C Santhosh Babu, Sreepriya

Student, Dept. of ECE, PES College of Engineering, Mandya, India Student, Dept. of ECE, PES College of Engineering, Mandya, India Asst Professor, ECE, PES College of Engineering, Mandya, India Student, Dept. of ECE, PES College of Engineering, Mandya, India

**ABSTRACT**: The 10/100 Ethernet IP core provides an 10/100 Mbps Media Independent Interface (MII) and an optional processor interface; it also supports Reduced MII (RMII) and Serial MII (SMII). The 10/100 Ethernet MAC IP is designed for SoC and mobile applications such as integrated networking devices, PCI-Express Ethernet controllers, and Ethernet adapter cards. The 10/100 Ethernet IP supports half-duplex mode and full-duplex mode at 10/100 Mbps. The 10/100 Mbps Ethernet-FIFO convertor IP core is an interface in charge of data conversion between the raw MAC frame and bit stream from one to the other. The bit stream's data rate depends on the input clk's frequency. This convertor is used in a project to connect the GSM modulator/demodulator with PC. So the data form is conformed to the GSM standard. However, the structure of Verilog HDL code is very clear and easy to understand so that can be easily changed to be used in other situations, the module is implement it using Verilog HDL and simulate or verify it using mentor graphics modelsim simulator tool.

Keywords- Ethernet, SoC, GSM module, Physical layer, Initiation module, Transmitter module, Receiver module.

## I. INTRODUCTION

With the ongoing extension of technology, we are witnessing the emergence of new computing machines, which will bring us far beyond the desktop PC. Devices featuring advanced connectivity and Internet functionality will soon become the standard in computing. In fact, we're on the verge of a revolution that will bring us a wave of smart, electronic devices that can be controlled, gather information, and distribute data via the web. Virtually every embedded designer is looking to use Internet, to enhance or expand the reach of embedded systems. This need for connecting devices directly into Internet has lead many great manufacturers to implement ASICs (Application Specific Integrated Circuits) or reusable libraries for microcontrollers, specially designed for this purpose. As essential elements of design reuse, IP cores are part of the growing electronic design automation (EDA) industry trend towards repeated use of previously designed components. Ethernet continues to be one of the most popular LAN technologies.

The 10/100/1000 Mbps Ethernet MAC IP is designed for Embedded Applications, SoC and mobile applications such as integrated networking devices, PCI-Express Ethernet controllers, and Ethernet adapter cards. The 10/100/1000 Mbps Ethernet IP supports half-duplex mode at 10/100 Mbps and full-duplex mode at 10/100/1000 Mbps.

The 10/100 /1000 Mbps Ethernet MAC FIFO IP core consists of three modules:

The Initiation module, in charge of the power on reset.

The Transmit module.

The Receive module.

The Ethernet MAC IP Core is capable of operating at 10 or 100 /1000 Mbps for Ethernet and Fast Ethernet applications. An external PHY is needed for the complete Ethernet solution.

## II. LITERATURE REVIEW

Ethernet is a mature communication technology with a sizable number of advantages for sensor networks and many other use cases. Applications interact with a media access control (MAC) sub layer to get packets from and to the network. This thesis presents the design, implementation, and test of an Ethernet MAC targeted at FPGAs in VHDL. It supports full duplex interfacing with an Ethernet physical layer integrated circuit via the standard media independent interface (MII) variants MII and GMII at link speeds of 10, 100, and 1000 Mb/s. In contrast to prior solutions, it is devised primarily with simplicity in mind, both in external usage and in internal operation. Users benefit from the straightforward FIFO interface offered while nevertheless being able to send and receive at almost full Gigabit Ethernet



||e-ISSN: 2319-8753, p-ISSN: 2320-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

# || Volume 12, Issue 7, July 2023 ||

| DOI:10.15680/IJIRSET.2023.1207062 |

speed. The MAC supports communicating with a physical layer integrated circuit via the standard media-independent interface at 10, 100, and 1000 Mb/s link speed and automatic detection of the current speed. Prior FPGA implementations of tri-mode Ethernet MAC sub layers were laden with nonessential features such as CSMA/CD for halfduplex connections, energy efficient. Ethernet support or complex on-chip bus interfaces. While beneficial for e.g. using them in combination with embedded processors, an increasing amount of features is accompanied by increasing complexity and cost. In contrast, only essential Ethernet functionality was considered for the present thesis [1].

With the conventional directed testbench, it is highly improbably to handle verification of current complex Integrated Circuit (IC) designs, because a person has to manually create every test case. The greater the complexity of the designs, the higher the probability of bugs appearing in the code. Increasing complexity of ICs has created a necessity for performing verification on designs with an advanced, automated verification environment. Ideally this would eliminate chip re-spins, minimizing the time required to enable checking of all the design specifications, ensuring 100% functional coverage. This paper deals with the design of Synchronous FIFO using Verilog. A FIFO (First-In-First-Out) is a memory queue, which controls the data flow between two modules. It has control logic embedded with it, which efficiently manages read and write operations. It has the capability to notify the concerned modules regarding its empty status and full status to help ensure no underflow or overflow of data. This FIFO design is classified as synchronous, as clocks control the read and write operations. Both read and write operations happen simultaneously using of Dual port RAM or an array of flip-flops in the design. After designing the Synchronous FIFO, its verification is carried out using the Universal Verification Methodology (UVM). A detailed discussion about the verification plan and test results is included [2].

Currently two technologies are dominant in the LAN environment: the Ethernet standardized by the IEEE as 802.3, and the Token ring, represented by norm IEEE802.5. The Ethernet technology is based on a shared environment, using protocol CSMA/CD for determination of physical network access. The standard IEEE 802.3 defines three physical media, baseband or wideband coaxial cables, as well as twisted wires. The use of the twisted wire cables, called 10BaseT, has become popular. It can connect a large number of workstations using hubs or switches, physically connected as a star network, but logically connected as a bus. The Token Ring technology uses a special frame called "Token", which determines which workstation has the right to access the wire that is physically and logically organized as a ring. However, the Ethernet is the most used due to its easiness of implementation, tolerance to errors and its production in large scale. An isolated computer, device or resource which lacks this interface does not satisfy current communication needs. It is then compelling that each device to be connected to an Ethernet Local Area Network have an Ethernet Interface [3]

#### III. METHODOLOGY



Figure 1: Ethernet MAC IP Core Architecture

The Ethernet IP Core consists of five modules (as shown in figure 4):

 $\bot$  The host interface connects the Ethernet Core to the rest of the system via the WISHBONE (using DMA transfers). Registers are also part of the host interface.

L The TX Ethernet MAC performs transmit functions.

 $<sup>\</sup>Box$  The RX Ethernet MAC performs receive functions.



||e-ISSN: 2319-8753, p-ISSN: 2320-6710||www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

# || Volume 12, Issue 7, July 2023 ||

| DOI:10.15680/IJIRSET.2023.1207062 |

∟ The MAC Control Module performs full duplex flow control functions.

L The MII Management Module performs PHY control and gathers the status information from it.

The Ethernet IP Core is capable of operating at 10, 100 or 1000 Mbps for Ethernet and Fast Ethernet applications. An external PHY is needed for the complete Ethernet solution.

The Ethernet IP Core can operate in half- or full-duplex mode and is based on the CSMA/CD (Carrier Sense Multiple Access / Collision Detection) protocol. When a station wants to transmit in half duplex mode, it must observe the activity on the media (Carrier Sense).

As soon as the media is idle (no transmission), any station can start transmitting (Multiple Access). If two or more stations are transmitting at the same time, a collision on the media is detected. All stations stop transmitting and back off for some random time. After the back-off time, the station checks the activity on the media again. If the media is idle, it starts transmitting. All other stations wait for the current transmission to end. In full-duplex mode, the Carrier Sense and the Collision Detect signals are ignored. The MAC Control module takes care of sending and receiving the PAUSE control frame to achieve Flow control (see the TXFLOW and RXFLOW bit description in the CTRLMODER register for more information). The MII Management module provides a media independent interface (MII) to the external PHY. This way, the configuration and status registers of the PHY can be read from/written to.

IV. Ethernet FIFO MAC Simulation Results

RESULT AND DISCUSSION



Snapshot 3: Receiver module wave result



||e-ISSN: 2319-8753, p-ISSN: 2320-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

# || Volume 12, Issue 7, July 2023 ||

### | DOI:10.15680/IJIRSET.2023.1207062 |





Snapshot 5: CRC check wave result

### V. FUTURE SCOPE

In future work, the MAC FIFO controller design can be enhanced in several ways, such as:

- Support for higher data rates, such as Gigabit Ethernet or 10 Gigabit Ethernet.
- Integration of advanced features, such as flow control mechanisms or VLAN (Virtual Local Area Network) support.
- Optimization for low-power operation, including power gating techniques.
- Implementation on advanced process technologies for improved performance and area efficiency.

### VI. CONCLUSION

The VLSI design of the 10/100Mbps Ethernet MAC FIFO controller provides an efficient and scalable solution for managing data transmission and reception in Ethernet networks. The design meets the specifications for supporting 10/100Mbps data rates while ensuring low power consumption and adherence to Ethernet protocol standards. The performance evaluation demonstrates the effectiveness of the MAC FIFO controller in terms of throughput, latency, power consumption, and area utilization.

#### REFERENCES

[1] F. Neumann, M. Sathyamurthy, L. Kotynia, E. Hennig, and R. Sommer. "UVM-based verification of smart-sensor systems". In 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design(SMACD),number 2011, pages 21–24, September 2012 DOI:10.1109/SMACD.2012.6339407.

[2] Sanket Suresh NaikDessai. "Design and Implementation of an Ethernet MAC IP Core for Embedded Applications." In: International Journal of Reconfigurable and Embedded Systems (IJRES) 3.3 (Nov. 2014). ISSN: 2089-4864. DOI: 10.11591/ijres.v3i3.6245.

[3] Clive M. Maxfield. "FPGAs: Instant Access". Burlington: Elsevier Inc., 2018. ISBN:978-0-7506-8974-8.

[4] Fred Halsall. "Computer Networking and the Internet". 5th ed. Harlow: Pearson Education Limited, 2015. ISBN: 0-321-26358-8.

[5] Andrew S.Tanenbaum and David J.Wetherall. "Computernetzwerke". 5th ed. Munich: Pearson Deutschland GmbH, 2012. ISBN: 978-3-86894-137-1.



| |e-ISSN: 2319-8753, p-ISSN: 2320-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 12, Issue 7, July 2023 ||

| DOI:10.15680/IJIRSET.2023.1207062 |

[6] Prince Gurha and R. R. Khandelwal. "System Verilog assertion based verification of AMBA-AHB". Proceedings - 2016 International Conference on Micro-Electronics and Telecommunication Engineering, ICMETE 2016, pages 641–645, 2017. doi:10.1109/ICMETE.2016.67.

Т





Impact Factor: 8.423





# INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com