

e-ISSN: 2319-8753 | p-ISSN: 2347-6710

DIA

International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 13, Issue 2, February 2024

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

Impact Factor: 8.423

9940 572 462

6381 907 438

 \bigcirc





よう iJIRSET

|e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

Volume 13, Issue 2, February 2024

| DOI:10.15680/IJIRSET.2024.1302058 |

FPGA Implementation of 8-Point DIT FFT in Combinational Logic using Xilinx 14.7

Anitha V, Swathi A, Sujitha M, Nargis J

Department of Electronics and Communication Engineering, Government College of Engineering, Bargur, krishnagiri,

Tamil Nadu, India

ABSTRACT: This project presents the FPGA implementation of an 8-point Decimation in Time (DIT) Fast Fourier Transform (FFT) using Verilog in the Xilinx environment. The project involves breaking down the FFT algorithm into smaller stages and implementing them in Verilog. It includes simulation, synthesis, and verification stages using Xilinx tools. The implementation demonstrates the feasibility of using FPGAs for real-time FFT computations, contributing to the field of digital signal processing.

KEYWORDS: FPGA, Verilog, FFT, DIT, Xilinx, Butterfly units, Synthesis and Simulation.

I. INTRODUCTION

The Fast Fourier Transform (FFT) algorithm is a cornerstone in digital signal processing, facilitating the efficient computation of the Discrete Fourier Transform (DFT) for a sequence of complex numbers. Its applications span across various domains including communication systems, image processing, audio signal analysis, and many others. Among the different FFT algorithms, the radix-2 decimation in time (DIT) FFT is particularly notable for its simplicity and efficiency. In this project, we focus on the hardware implementation of a radix-2 8-point DIT FFT using Field-Programmable Gate Arrays (FPGAs) and Verilog hardware description language. The radix-2 FFT algorithm decomposes the DFT computation into smaller sub-problems, allowing for a divide-and-conquer approach that significantly reduces computational complexity.

1.1 Radix-2 8-Point DIT FFT: Overview

The Radix-2 8-point DIT FFT algorithm transforms an input time-domain sequence x(n) of length 8 into a frequencydomain sequence X(k). In the Decimation in Time (DIT) algorithm, the time-domain sequence is successively divided into smaller sub-sequences, enabling efficient computation of the FFT.In the DIT Radix-2 FFT, the time-domain sequence x(n) undergoes a decimation process, wherein it is split into 2-point sequences. For each 2-point sequence, a 2-point Discrete Fourier Transform (DFT) is computed. Subsequently, from the results of the 2-point DFTs, the 4-point DFT can be calculated. This process continues recursively until the desired 8-point DFT is obtained.

The DIT FFT algorithm is characterized by its ability to realize the N-point DFT from two N/2-point DFTs, which in turn are computed from two N/4-point DFTs, and so forth. This recursive decomposition significantly reduces the computational complexity of the FFT. The algorithm's efficiency lies in its reduced number of computations and processing time compared to direct computation methods. By splitting the input sequence into smaller and smaller subsequences, the DIT FFT algorithm achieves efficient frequency domain transformation. Radix-2 8-point DIT FFT algorithm serves as a powerful tool for transforming time-domain signals into their frequency-domain representations. Its recursive decomposition approach and efficient computation make it well-suited for real-time signal processing applications.

1.2 IEEE 754 Single Precision Floating Point Standard

We have implemented a radix-2 8-point Decimation in Time (DIT) Fast Fourier Transform (FFT) architecture using IEEE 754 single precision floating point representation for inputs, intermediate computations, and outputs. Our project primarily consists of fundamental modules for floating point addition, subtraction, and multiplication, which are utilized across multiple stages of the DIT FFT algorithm.IEEE 754 single precision format includes sign bit, exponent, and fraction bits, providing a standardized representation for floating point numbers.

A single precision floating-point number consists of 32 bits, organized into three parts:



|e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

Volume 13, Issue 2, February 2024

| DOI:10.15680/IJIRSET.2024.1302058 |

1 bit for the sign (positive or negative)

8 bits for the exponent

23 bits for the significand (also known as the mantissa or fraction)

Sign Bit: The leftmost bit (bit 31) represents the sign of the number. 0 indicates a positive number, and 1 indicates a negative number.

Exponent: The next 8 bits (bits 30 to 23) represent the exponent of the number. The exponent is biased by 127, meaning that an exponent of 0 is represented by 127, and an exponent of 1 is represented by 128, and so on. This allows both positive and negative exponents to be represented.

Significand: The remaining 23 bits (bits 22 to 0) represent the significand of the number. The significand is normalized such that the leading bit is always assumed to be 1 (except for denormalized numbers and special cases like zero and infinity). Therefore, only the fractional part beyond the leading 1 is stored explicitly.

Arithmetic operations, including addition, subtraction, multiplication, and division, are performed following specific rules defined by the IEEE 754 standard to ensure accuracy and consistency across different platforms and implementations.

1.3 Verilog HDL

Verilog HDL serves as the primary language for describing the digital circuits and system behaviour. We likely created testbenches to simulate the behavior of your 8-point FFT implementation. These testbenches generate input stimuli and monitor the output responses, enabling you to validate the correctness and accuracy. After simulation verification, the synthesis process ensures that your Verilog design meets the timing and resource constraints of the target FPGA platform. Then we used behavioral modeling to describe the functionality of the 8-point FFT algorithm using the DIT architecture. Verilog code outlines the sequential and parallel operations involved in computing the FFT, abstracting away details of the underlying hardware implementation.

II. MODULES

2.1 Floating Point Addition

Floating-point addition is a mathematical operation used to add two floating-point numbers represented in IEEE 754 standard format. It involves aligning the exponents of the numbers, adding or subtracting their significands, normalizing the result, and rounding it to fit within the specified precision. Overflow and underflow conditions must be handled to ensure accurate computation. Overall, floating-point addition is a fundamental operation in numerical computing, enabling precise representation and manipulation of real numbers.

The Verilog code we've designed encapsulates a floating-point addition module adhering to the IEEE 754 standard. Upon receiving two 32-bit floating-point numbers, the module undertakes a systematic process. Initially, it extracts the sign, exponent, and mantissa components from both input numbers, followed by aligning their exponents to prepare for addition. Through a series of logical operations, the module aligns the mantissas and performs addition using a dedicated 25-bit adder module. Special considerations are accounted for, including zero inputs, overflow, underflow, and rounding errors, ensuring precision and compliance with IEEE 754 standards. Ultimately, the module combines the resulting components to form the final 32-bit floating-point output, meticulously handling various scenarios to guarantee accurate floating-point addition.

2.2 Floating Point Subtraction

Floating-point subtraction is a crucial arithmetic operation essential for computing the difference between two floatingpoint numbers represented according to the IEEE 754 standard. In this standard, each floating-point number consists of a sign bit indicating positive or negative values, an exponent representing the scale of the number, and a significand containing the significant digits, including the fractional part. Subtraction in floating-point arithmetic involves several key steps. Initially, the exponents of the numbers being subtracted must be aligned to ensure they share the same scale. This alignment may necessitate shifting the significands and adjusting the exponents accordingly. Subsequently, the significands are subtracted, accounting for borrow during the subtraction process. Following subtraction, the result may require normalization to ensure the leading bit of the significand remains 1, thereby maintaining precision. Rounding may be necessary to accommodate the specified precision of the floating-point format, with various rounding modes available. Additionally, careful consideration is given to handling overflow and underflow conditions to ensure



|e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 13, Issue 2, February 2024 ||

| DOI:10.15680/IJIRSET.2024.1302058 |

accurate representation of the result within the bounds of the floating-point format. Overall, floating-point subtraction is a complex yet fundamental operation critical for numerical computations requiring precise handling of real numbers.

2.3 Floating Point Multiplication

The Floating-point multiplication is a fundamental arithmetic operation crucial for computing the product of two floating-point numbers adhering to the IEEE 754 standard. Within this standard, each floating-point number encompasses a sign bit, an exponent denoting the scale of the number, and a significand embodying its significant digits, including the fractional component. The process of floating-point multiplication involves aligning the exponents of the multiplicand and multiplier to ensure their scales are compatible. This alignment necessitates appropriate shifts of the significands and adjustments to the exponents. Following exponent alignment, the significands are multiplied, and the result is adjusted to maintain precision and compliance with the floating-point format. Rounding may be applied to accommodate the specified precision and ensure the result fits within the confines of the floating-point representation. Like subtraction, floating-point multiplication requires consideration for potential overflow and underflow conditions, with strategies in place to address these scenarios and ensure accurate representation of the product. In summary, floating-point multiplication is a pivotal operation in numerical computing, enabling the precise computation of products while conforming to established standards for floating-point arithmetic.

2.4 Butterfly unit : 2 point

In the context of the first stage of an 8-point Decimation in Time (DIT) Fast Fourier Transform (FFT), the basic butterfly unit computes a 2-point Discrete Fourier Transform (DFT) using floating-point addition, subtraction, and multiplication, along with the application of twiddle factors. Here's a breakdown of how this basic butterfly unit operates:

1.Input - The basic butterfly unit takes two complex input values X_0 and X_1, represented as $X_0 = x_0$ + jx_0 im and $X_1 = x_1$ + jx_1 im, respectively. These represent the "top" and "bottom" elements of the butterfly unit.

2. Twiddle Factor - The twiddle factor W is a complex exponential coefficient that introduces the necessary phase shift for frequency domain transformations. W_8^0 the twiddle factor for the first element in an 8-point Discrete Fourier Transform (DFT) computation. In the context of a Radix-2 FFT, W_8 refers to the 8th root of unity, which can be expressed as a complex number e^{-j2pi8} . When k = 0, W_8^0 simplifies to e^{-j0} , which is equal to 1. Therefore, W_8^0 equals 1.

3. Computation - The basic butterfly unit computes the following operations:

 $Y_0 = X_0 + W$ times X_1

 $Y_1 = X_0 - W$ times X_1 .

These computations involve floating-point addition, subtraction, and multiplication operations. The addition and subtraction operations compute the sum and difference of the input values, respectively. Multiplication by the twiddle factor applies the necessary phase shift to the input values.

4. Output - The resulting complex values Y_0 and Y_1 represent the outputs of the butterfly unit.(Y_0 \) contains the sum of the input values and the contribution from the twiddle factor.(Y_1 \) contains the difference of the input values and the contribution from the twiddle factor.

In summary, the basic butterfly unit in the first stage of an 8-point DIT FFT computes a 2-point DFT using floatingpoint arithmetic operations such as addition, subtraction, and multiplication, augmented by the application of twiddle factors. This unit is crucial for decomposing the input sequence into smaller DFTs, laying the groundwork for subsequent stages of the FFT algorithm.

2.5 Stage I

In stage 1 of a Radix-2 8-point Decimation in Time (DIT) Fast Fourier Transform (FFT), the input sequence is divided into four 2-point segments, and each segment undergoes a 2-point Discrete Fourier Transform (DFT) computation. However, since the twiddle factor (W_8^0) is equal to 1, no actual twiddle factor multiplication is performed in this stage. Instead, the computation involves simple butterfly operations. Here's an overview of stage 1:

1. Input Sequence - The input sequence of 8 points is initially arranged in appropriate order.



e-ISSN: 2319-8753, p-ISSN: 2347-6710 www.ijirset.com | Impact Factor: 8.423 | A Monthly Peer Reviewed & Referred Journal |

Volume 13, Issue 2, February 2024

| DOI:10.15680/IJIRSET.2024.1302058 |

2. Segmentation - The input sequence is divided into four 2-point segments: X_0 and X_4 , X_2 and X_6 , X_1 and X_5 and finally X_3 and X_7 .

3. Butterfly Operations - For each 2-point segment, a butterfly operation is performed. Since the twiddle factor W_8^0 is 1, the computation simplifies to basic addition and subtraction. For example, for segment X_0 , the butterfly operation computes:

 $Y_0 = X_0 + X_4$

 $Y_1 = X_0 - X_4$

Similarly, similar operations are performed for other segments also.

4. Output Sequence - After the butterfly operations, the output sequence consists of the resulting values Y_0 , Y_1 , Y_2 , Y_3 , Y_4 , Y_5 , Y_6 and Y_7 .

This stage serves to decompose the input sequence into smaller DFTs, laying the foundation for subsequent stages of the FFT algorithm.

2.6 Stage II

In stage 2 of the Radix-2 8-point Decimation in Time (DIT) Fast Fourier Transform (FFT), the output sequence from stage 1, consisting of eight points y_0 to y_7 , is further processed. This stage utilizes twiddle factors $W_8^0 = 1$ and $W_8^1 = -j$, where j represents the imaginary unit. Here's an overview of stage 2:

1. Input Sequence - The output sequence from stage 1, consisting of eight points y_0 to y_7, is the input to stage 2.

2. Segmentation - The sequence is split into two pairs of 4-point segments: y_0 y_1 y_2 y_3 and y_4 y_5 y_6 y_7.

3. Twiddle Factor Multiplication - Each segment pair undergoes multiplication by twiddle factors. For the first pair $y_0 y_1$ are multiplied by $W_8^0 = 1$ and $y_2 y_3$ are multiplied by $W_8^1 = -j$. This multiplication by W_8^1 introduces the required phase difference between the two segments.

4. Butterfly Operations - Each pair of segments undergoes butterfly operations, incorporating the effects of twiddle factors. For the first pair $y_0 y_1 y_2 y_3$, the butterfly operation computes:

 $z_0 = y_0 + y_2$

 $z_1 = y_1 + y_3$

 $z_2 = y_0 - y_2 (-j) = y_0 + jy_2$

 $z_3 = y_1 - y_3 (-j) = y_1 + jy_3$

5. Output Sequence - After the butterfly operations, the resulting sequence consists of z_0 , z_1 , z_2 and z_3 for the first pair, and z_4 , z_5 , z_6 and z_7 for the second pair.

2.7 Stage III

In stage 3 of the Radix-2 8-point Decimation in Time (DIT) Fast Fourier Transform (FFT), the output sequence from stage 2, consisting of eight points z_0 to z_7 , is further processed. This stage utilizes twiddle factors W_8^0 , W_8^1 , W_8^2 , W_8^3 . Here's an overview of stage 3:

1. Input Sequence - The output sequence from stage 2, consisting of eight points z_0 to z_7 , is the input to stage 3.

2. Segmentation - The sequence is split into a pair of 8-point segments: Z_0 Z_1 Z_2 Z_3 Z_4 Z_5 Z_6 and Z_7.

3. Twiddle Factor Multiplication - Each segment pair undergoes multiplication by twiddle factors. For the second half multiplied by twiddle factors W_8^0 , W_8^1 , W_8^2 , W_8^3 .

4. Butterfly Operations - The input sequence undergoes butterfly operations to compute the 8-point DFT.The computation involves combining pairs of points according to the FFT algorithm.

5. Output Sequence - After the butterfly operations, the resulting sequence consists of Z_0 , Z_1 , Z_2 , Z_3 , Z_4 , Z_5 , Z_6 and Z_7 .

|e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 13, Issue 2, February 2024 ||

| DOI:10.15680/IJIRSET.2024.1302058 |

III. EXPERIMENTAL RESULTS

3.1 Floating Point Addition

155	Xilinx	- ISE - C:\Users\ECE	Desktop\fft fa\flo	atadd\floata	idd.ise - [Si	mulation]			- 🗆 ×
File Edit View Project Source Process 1	Fest Bench Simulation Window Hel	p							_ 8 2
D 🖻 🖉 🖉 🖉 🖓 🖻 🕅 🗙 🔊	@] 🖉 🔎 🎘 🗙 🔎 📓	2800	A 00 🙀		v 🗊	☞ ፼ 糠 批 就 数 到	: 💡		
↓ ↓ □ □ □ □ □ □ □ ▲ % % % %	0 % G G ± ± † Å	1 1 1 1 1	X 1000 V n	5 V					
Processes ×	Sources ×								
	Sources for: Behavioral Simulation	Current Simulation		200		400	600	800	1000
E floataddtb_v -floataddtb_v	floatadd	Time. Tooo na			<u> </u>				
~ (31:0]	I v floataddtb_v (floataddtb.v)	• out[31:0]	3			32'500111111010111110011	101101100100		i (
- 😹 (ь [31:0]		a[31:0]	3			32'50011111110000000000000	000000000000		
🕀 📲 uut - fpadder		m Øi 0[31:0]	J			32 000 111110 101111100 111	011011001000		
< >		< >	< > <						>
Processes In Hierarchy - floatad	Cources 🧀 Snapshot 🗋 Libraries	🔽 floatadd.v 🛛 😰 Desig	n Summary 🔽 sub.v	mux24.v	v shifter.v	adder24.v v mux8.v	V inc.v	rshifter.v 🔽 floataddtb.v	Simulation
This is a Lite version of IS	E Simulator.			Level		Local Contraction		- Land	
Simulator is doing circuit i	nitialization process.								
Finished circuit initializat	ion process.								
Z	193								5
§ <		-							>
Console 🛛 🙆 Errors 🛛 🔬 Warnings	Tcl Shell 🦝 Find in Files	Sim Console - floataddtb_v							
				_	_				Time:
🛋 🤌 🚞 🗖	1 🧿 💽 🗋	ISE		-		and the second s		- (🖓 🗞	11:43 AM 8/28/2023
									0/20/2023

3.2 Floating Point Subtraction

1	Xilinx -	- ISE - C:\Users\ECE	Desktop\fft fa\s	ubtractor\subtractor.	ise - [Simulation]			- 6 ×
File Edit View Project Source Proces	s Test Bench Simulation Window He	lp						. 8 :
🗋 🖻 🖉 🗳 👗 🖻 🗙 🗎	9 @# 🕗 🔎 🗶 🗶 🔎 🖻	8800	P 1 00 0	5	· · · · · · · · · · · · · · · · · · ·	R X X 💡		
↓ ↓ □ □ □ □ □ □ ↓ /4 % % %	1 2 X 00 1 2 1 4	1 * * 1 🖬 🛯 🐙	▶ X 1000 V	ns 🗸				
Processes	X Sources X							
n - 1. (23)	Sources for: Behavioral Simulation v	Current Simulation	o	200	400	600	800	1000
🖃 💽 stb_v - stb_v	e subtractor	Time: 1000 lis					1	
⊙R outf [31:0]	xc3s250e-4Q144 H V eth v (eth v)	out[31:0]	3		32'601000000101	000000000000000000000000000000000000000		
- The [31:0]		🖬 🔂 a[31:0]	3		32'b01000001001	000000000000000000000000000000000000000		
🖽 🧶 uut - subtractor		b[31:0]	3		32'601000000101	000000000000000000000000000000000000000		
1								
	-							
		< >	< > <					
ML Processes	Snapshot C Ubranes	🔽 subtractor. 📡 Des	ign Summa 🔽 sub.v	w mux24.v w shifte	r.v 📝 subtractor24. 📝 r	mux8.v 🔽 leadzero.: 💟 lsh	fter.v 📝 dec.v	👽 stb.v 🔤 Simulai
This is a Lite version of	ISE Simulator.							1
Simulator is doing circuit	initialization process.							
Finished circuit initializ	ation process.							
-						2 W. D	NUMBER OF	
< .						Activate	Windows	>
🔄 📋 Console 🛛 🙆 Errors 🔒 Warnings	🛚 📴 Tcl Shell 🛛 😹 Find in Files 🔛	Sim Console - stb_v						
								Time:
								10-00-014
		ISE 4					🔹 🔝 🚯	11/0 (2022



|e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 13, Issue 2, February 2024 ||

| DOI:10.15680/IJIRSET.2024.1302058 |

3.3 Floating Point Multiplication

		Xilinx -	ISE - C:\User	s\ECE\Desktop\	fft fa\floatmu	l1\floatmul1	l.ise - [Simulati	on]				- 🗆 ×
File Edit View Pro	ject Source Process T	est Bench Simulation Window Hel	p									- 5)
	XABXID			II II / N?	00 🐹				t 9t 💡			
	2 4 32 32 34 4	N 00 122 14	A 3 3 1	6 ≣ ▶ 1 00	0 v ns v	-	insid , , and , and , and (m en en e				
Processes	×	Sources X			60.7	-						
		Sources for: Behavioral Simulation 🗸	Current Simi	ulation		200	40	0	600		000	1000
😑 🍓 floatmultb 1_v - floa	tmultb1_v	- 🔄 floatmul 1	Time: 100	0 ns		200	40	0.	600		800	1000
OUT [31:0]	10-04	□ (] xc3s250e-4tq144	🖽 🚮 OUT[3	1:0] 3			32'b0011	111000111110	011101101100	1000		
X A [31:0]		tioatmuttb1_v (floatmuttb1.v)	🖬 🚮 A[31:0]	3			32'b0011	111100000000	000000000000000000000000000000000000000	0000		
B suit - floatingm	Itiplier		🖬 🚮 B[31:0]	3			32'60011	111010111110	011101101100	1000		
ta tota notingine												
												~
G# Processes	Sim Hierarchy floatm		<	_ > < <u> </u> > <			1					>
110000000		- Courses By Shaparon C Ebrailes	🔽 floatmul 1.v	📡 Design Summary	xorgate.v	adder.v	subtractor.v	w multiplier.v	y mux1.v	mux2.v	floatmultb1.v	Simulation
🗙 This is a Li	te version of IS	E Simulator.						434				~
Simulator is	doing circuit i	nitialization process.										
Finished cir	cuit initializat	ion process.										
10												2
												>
Console 🔞	Errors 🔬 Warnings	Tcl Shell 🐹 Find in Files 🔤	Sim Console - float	multb1_v								
												Time:
							_	_				
	🧃 🔐 🗋		ISE								- (🔛 🖪	1:07 PM
												8/28/2023

3.4 Butterfly unit : 2 point

155	Xilinx	- ISE - C:\Users\E0	CE\Desktop\fft fa	\butterfly\butterfly.is	se - [Simulation]			- 🗆 🗙
E File Edit View Project Source Process	Test Bench Simulation Window Hel	p						_ 5 >
D 🖻 🗗 🖉 🖉 🖻 🗶 🖻	@ 🖸 👂 🖉 🗙 🗶 🔊	3 2800	h 🎤 k? 🕺 🕯	ă S	v 🗊 🖉 🖉 🏟 🕮 🤋	(X())(💡 🕜 🎯		
↓ ↓ □ □ □ □ □ □ ↓ A 34 34 34 34	· · · · · · · · · · · · · · · · · · ·	🖬 II 🔙 🕨 📲	1000 🗸 ns 🗸					
Processes ×	Sources ×							
	Sources for: Behavioral Simulation	Current Simulation	0	200	400	600	800	1000
E butterflytb_v - butterflytb_v	⊖ butterfly □ mas 250e-dta144	Time. Tood its		<u>a 1 – 1 – 1 – 1 – 1 – 1 – 1 – 1 – 1 – 1 </u>				
~ X o2 [31:0]	w butterflytb_v (butterflytb.v)	• 01 [31:0]	3		32'50100000100110	000000000000000000000000000000000000000		
- 😹 a [31:0]		02[31:0]	3		32'5001111111100000	000000000000000000000000000000000000000		
— Жь [31:0]		B SM 6[31:0]	3		32 00 1000000 11000	000000000000000000000000000000000000000		
en e		B B (1131:01	3		32'5001111111100000	000000000000000000000000000000000000000		
					52.55511111165556			
			32'h3F800000					
< >		< :	> < _ > <					>
Sim Hierarchy - butterfl	To Sources 👸 Snapshot 🗈 Libraries	E Design Summary	butterflytb.v	Simulation				
This is a Lite version of IS	SE Simulator.							
Simulator is doing circuit i Finished circuit initializat	initialization process.							
*	ion process.							
E								
			a 1					>
Errors 🔝 Warnings	Tcl Shell 🙀 Find in Files	Sim Console - butterflytb_	v					
								Time:
							11. 100 D. Do. 101	4:08 PM
		ISE					i 🕪 😹 💫 🔛 🚺	9/14/2023



|e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 13, Issue 2, February 2024 ||

| DOI:10.15680/IJIRSET.2024.1302058 |

3.5 Stage I

	Xilinx - ISE - C:\Users\ECE\Desktop\fft fa\stag\stag.ise - [Simulation]	- 🗆 🗙
File Edit View Project Source Process Test Bench Simulation Window	Help	_ 6)
() []]]]] 4 % % % % @ 0 0 世世 1		
Processes × Sources	×	
Sources for: Behavioral Simulation Stagb_v Sources for: Behavioral Simulation Skaling Stagb_v Sources for: Behavioral Simulation Skaling Stagb_v Stagb_v Sources for: Behavioral Simulation Skaling Stagb_v Stagb_v Stagb_v Stagb_v Stagb_v Skaling Stagb_v Stagb_v Stagb_v Stagb_v Stagb_v Stagb_v Skaling Stagb_v	Current Simulation Time: 1000 ns 0 200 400 600 B dt a1[31:0] 3 32*b0100001100010000000000000000000000000	
	32 50 10000000000000000000000000000000000	<u> </u>
The stage of the s	ifee V stag v ∑ Design Summary V stagtb.v V floatmul1.v V floatbractor v ⊠ Smulation	>
X This is a Lite version of ISE Simulator. Simulator is doing circuit initialization process. Finished circuit initialization process. *		· · · · · · · · · · · · · · · · · · ·
Console O Errors 🔬 Warnings 🔐 Tcl Shell 😹 Find in Files	Sim Console - stagtb_v	Time: 293.8 ns
🛋 🤗 👸 🛍 🗾 💽 🢽 I	ISE	● 🗐 象 罕 陼 3:11 PM 9/19/2023

3.6 Stage II

B	Xili	nx - ISE - C:\Users\	ECE\Desktop\fft fa\	butter\butter.ise - [Simulation]	- 🗆 ×
I File Edit View Project Source Process	Test Bench Simulation Window Helt	2			- 8
□>□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□	(a) [2] [2] [2] [2] [2] [2] [2] [2] [2] [2]		<i>₽</i> ₩? Øû 🙈	▼ 🕄 3 49: 23 25 25 9 3 3 3	
Processes ×	Sources X		81.9		
E btb_v - btb_v	Sources for: Behavioral Simulation v B- butter	Current Simulation Time: 1000 ns	0	200 400 600	800 1000
	□ [] xc3s250e-4tq144	🖬 🔊 (f2i[31:0]	3	32'b101111111000000000000000000000000	
⊙X f2r [31:0] ⊃X a2 [31:0]	O DD_V (DD.v) Otd_v (DD.v) Otd_v (DD.v)	🖽 🚮 f2r[31:0]	3	32'50011111110000000000000000000000000000	
- 3X g2r [31:0]	dur bars parenty	🖬 🚮 g2i[31:0]	3	32'5000000000000000000000000000000000000	
An2 [31:0]		🖬 🚮 g2r[31:0]	3	32'501000000100000000000000000000000	
- Mh2r [31:0]		🖬 🚮 h2i[31:0]	3	32'50011111110000000000000000000000000000	
- 3 a2 [31:0]		🖬 🚮 h2r[31:0]	3	32'b00111111100000000000000000000000	
		🖿 🚮 a2i[31:0]	3	32'5000000000000000000000000000000000000	
₩(b2r [31:0]		🖬 🚮 a2r[31:0]	3	32'b01000001111100000000000000000000	
		🖿 🚮 b2i[31:0]	3	32'51011111110000000000000000000000000000	
		🖽 🚮 b2r[31:0]	3	32'60011111110000000000000000000000000000	
→ d2i [31:0]		🖬 🚮 c2i[31:0]	3	32'b000000000000000000000000000000000000	
		🖬 🚮 c2r[31:0]	3	32'501000000100000000000000000000000	
[]		🖽 🚮 d2i[31:0]	3	32'60011111110000000000000000000000000000	
🗸 🕅 🕺 🗸		🖽 🚮 d2r[31:0]	3	32'60011111110000000000000000000000000000	
< >		< 040400	< > <		>
Content of the second s	ार Sources 👩 Snapshot 👔 Libraries	🔀 Design Summary	butter.v V btb.	v Simulation	-
X This is a Lite version of IS Simulator is doing circuit i Finished circuit initializat (Console Emors Wamings	IE Simulator. initalization process. :ion process. Tol Shell A Find in Files III :	Sim Console - btb_v			> Time: 90.4 ns
🛋 🤌 🚞 🗖	1 🗿 💽 🗋	ISE			🕪 📓 💫 记 隆 3:42 PM 10/3/2023

e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |



Volume 13, Issue 2, February 2024

DOI:10.15680/IJIRSET.2024.1302058



3.7 Stage III



e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |



Volume 13, Issue 2, February 2024

DOI:10.15680/IJIRSET.2024.1302058



3.8 Synthesis Output

Device utilization summary: Selected Device: 5vlx30ff324-3 Slice Logic Utilization: Number of Slice LUTs: 17132 out of 19200 89% Number used as Logic: 17132 out of 19200 89% **Slice Logic Distribution:** Number of Bit Slices used: 17132 Number with an unused Flip Flop 17132 out of 17132 100% Number with an unused LUT: 0 out of 17132 0% Number of fully used Bit Slices: 0 out of 17132 0% **IO Utilization:** Number of IOs: 1024 Number of bonded IOBs: 1024 out of 220 465% (*) **Specific Feature Utilization:** Number of DSP48Es: 28 out of 32 87% Maximum combinational path delay: 55.659ns

3.9 Device Utilization Summary

Dev	vice Utilization Summary	(estimated values)	
Logic Utilization	Used	Available	Utilization
Number of Slices	13939	960	1451%
Number of 4 input LUTs	25143	1920	1309%
Number of bonded IOBs	1024	66	1551%
Number of MULT18X18SIOs	2	4	50%

|e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |



|| Volume 13, Issue 2, February 2024 ||

| DOI:10.15680/IJIRSET.2024.1302058 |

3.10 RTL Schematics

FIRIED)	a(31:0)	a1i(31.0)	a1(31:0)	a2(31.0)	a2l(31:0)	a3(31.0	ENGERON)
STREASED)	ar (31:0)	a1r(31.0)	a1n(31:0)	82(31.0)	e£n(31:0)	63(31.0	(ESERSIED)
e(31:0)	b(31.Q	b1((31:0)	611(31:0)	b2(31.0)	62)(31:0)	b3(31.0	b3(31:0)
en310)	(vr(31:0))	b1r(31:0)	(01)(31:0)	(b2v(31:0)	b@r(31:0)	03r(31:0	- (b3#310)
0(31:0)	d(31:0)	cti(31:0)	c1(31:0)	c2(31.0)	c2(310	c3(31.0	
cr(31:0)	α (31:0)	ctr(31.0)	ctr(31:0)	c2/(31.0)	c2x(31:0)	c3r(31.0	C3r(31:0)
q(310)	d(31Q	d11(31:0)	611(31.0)	. 62(31:0)	d2i(31:0)	63(31:0	d3(31:0)
(01310)	ar(31:0)	d1r(31:0)	g(1)(31:0)	s (21(31.0)	d2r(31.0)	d3r(31.Q	(GREATED)>
DESIED	6(31:0)	(e1i(31:0)	e1(31:0)	(e2(31:0)	e2/(31:0)	e3(310	E31(51:0)
TISTO)	er (31:0)	etr(31:0)	e1r(31:0)	ea(31.0)	e2)(31:0)	e3r(31:Q	airai 0
1(31:0)	t(31.0)	f11(31.0)	f1(31:0)	12(31.0)	t2i(31:0)	13(31.0	13131 0)
m310)	tr(31:0)	ftr(31.0)	f1r(31:0	12(31:0)	t27(31:0)	13(31:0)	
0(31:0)	g(31.Q	g11(31:0)	g1i(31:0)	02(310)	g2((31:0)	g3(31.0	Q3(31.0)>
1013101	gr(31:0)	g1r(31:0)	g1r(31:0)	g 27(31:0)	g@r(31:0)	g3r(31:0)	Q3#31:0)
11(3110)	h(31.0	H1(31.0)	h11(31:0)	h2(31.0)	h2l(31:0)	h3(31.0	h3(31:0)
BARSED .	hi(31:0)	h1r(31:0)	h1r(31:0)	h2r(31.0)	h@r(31:0)	hakatig	INSISSED >

Stage 1



ijirset

|e-ISSN: 2319-8753, p-ISSN: 2347-6710| www.ijirset.com | Impact Factor: 8.423| A Monthly Peer Reviewed & Referred Journal |

|| Volume 13, Issue 2, February 2024 ||

| DOI:10.15680/IJIRSET.2024.1302058 |

Stage II



Stage III





e-ISSN: 2319-8753, p-ISSN: 2347-6710 www.ijirset.com | Impact Factor: 8.423 | A Monthly Peer Reviewed & Referred Journal |

Volume 13, Issue 2, February 2024

| DOI:10.15680/IJIRSET.2024.1302058 |

IV. CONCLUSION

This project successfully implemented the Radix-2 8-point Decimation in Time Fast Fourier Transform (DIT FFT) on an FPGA using Xilinx ISE software. It involved floating-point addition, subtraction, multiplication, and the execution of all three stages of the DIT FFT algorithm. This achievement demonstrates the potential of FPGA technology for real-time signal processing and complex mathematical computations. It underscores the importance of FPGA in solving computational challenges and opens the door to innovative solutions in various fields.

REFERENCES

- [1] Oppenheim, A. V., and Schafer, R. W. (2010). Discrete-Time Signal Processing. Prentice Hall
- [2] Xilinx Inc. (2022). Xilinx ISE Design Suite: Getting Started Guide. [Online Document] Available at: [Insert URL]
- [3] Proakis, J. G., and Manolakis, D. G. (2006). Digital Signal Processing: Principles, Algorithms, and Applications. Pearson Education.
- [4] Brace, A. (1998). FFTs and the CORDIC algorithm. Newnes.
- [5] Papoulis, A., and Pillai, S. U. (2002). Probability, Random Variables and Stochastic Processes. Tata McGraw-Hill Education.
- [6] Xilinx Inc. (2022). Xilinx Application Notes. [Online Resource]









INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com