



(A Monthly, Peer Reviewed, Refereed, Scholarly Indexed, Open Access Journal)



Impact Factor: 8.699

Volume 14, Issue 4, April 2025

⊕ www.ijirset.com 🖂 ijirset@gmail.com 🖄 +91-9940572462 🕓 +91 63819 07438





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

Volume 14, Issue 4, April 2025

|DOI: 10.15680/IJIRSET.2025.1404345|

Design and Verification of Custom RISC Processor Architecture using Verilog and Testing -Validation with System Verilog System

Karuna gone

Assistant Professor, Department of ECE, Sri Vasavi Institute of Engineering & Technology (Autonomous),

Nandamuru, Pedana, A.P, India

S.Laharisa, A.Yasaswini, P.Nagendram, V.S.S.Prasad

Department of ECE, Sri Vasavi Institute of Engineering & Technology (Autonomous), Nandamuru, Pedana, A.P. India

ABSTRACT: This project presents the comprehensive design, implementation, and verification of a custom Reduced Instruction Set Computing (RISC) processor architecture using Verilog HDL, with an emphasis on advanced verification techniques using SystemVerilog. The processor features a modular architecture optimized for performance and scalability, incorporating key components such as the ALU, register file, instruction decoder, and control logic. The design process follows industry-standard digital design methodologies, from RTL modeling to synthesis and timing **analysis**. A robust System Verilog-based verification environment was developed to validate the processor's functionality, employing constrained-random test benches, coverage-driven verification, assertions, and functional coverage metrics. The test environment also includes scoreboard and monitor modules to support self-checking capabilities. Simulation results confirm the correct operation of all instruction types, including arithmetic, logic, branching, and memory operations, under a variety of edge cases and input scenarios. This work demonstrates the effectiveness of combining Verilog for hardware description with System Verilog for advanced verification, showcasing a methodology suitable for academic research, prototyping, or industrial application in embedded systems and digital processor design.

KEYWORDS: RISC Processor, Verilog, SystemVerilog, Pipeline Architecture, Hazard **Detection, Functional Coverage.**

I. INTRODUCTION

In the ever-evolving landscape of digital system design, the need for efficient, reliable, and highperformance processors remains a cornerstone of modern computing systems. Among various processor design paradigms, the Reduced Instruction Set Computing (RISC) architecture has emerged as a dominant approach due to its simplicity, scalability, and performance efficiency. RISC architectures focus on a limited set of instructions, enabling faster execution, easier pipelining, and simplified control logic. This project delves into the advanced design and rigorous verification of a custom RISC processor architecture, leveraging Verilog for hardware description and SystemVerilog for comprehensive testing and validation. The goal is to build a processor that is not only functionally correct but also robust under varying conditions, wit verification coverage that ensures both expected and edge-case behaviors are thoroughly examined. The Custom RISC Processor is designed from the ground up, starting with an architectural specification that defines a clean instruction set and data path. The processor includes essential components such as a 32-bit Arithmetic Logic Unit (ALU), general-purpose register file, control unit, instruction decoder, program counter, and memory interface. Special care is taken in designing the instruction set to support essential operations-arithmetic, logical, branching, and memory access-while maintaining architectural simplicity. To facilitate instruction execution, a multistage datapath is constructed, with considerations for future enhancements such as pipelining, forwarding, and hazard detection. The architectural model emphasizes modularity and reusability, making the processor suitable for educational, research, and embedded system development purposes.





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

Volume 14, Issue 4, April 2025

|DOI: 10.15680/IJIRSET.2025.1404345|

II.PROPOSEDSYSTEM

The Custom RISC Processor is a simplified, yet fully functional processor core designed to execute a predefined instruction set with high efficiency and accuracy. It is implemented in Verilog HDL, adhering to a modular design approach that separates the processor's core functionalities into manageable and reusable blocks. The primary components of the processor include the Program Counter (PC), Instruction Memory, Control Unit, Register File, Arithmetic Logic Unit (ALU), Data Memory, and various multiplexers and adders to facilitate instruction flow. The Program Counter holds the address of the next instruction to execute, which is fetched from the Instruction Memory. The instruction is then decoded by the Control Unit to generate control signals that guide data movement and operation execution. The Register File supplies the source operands to the ALU, which performs arithmetic and logical operations based on the instruction opcode. The results can be stored back into the Register File or written to Data Memory, depending on whether it is a computational or memory access instruction. Each module is carefully interconnected to allow a seamless flow of instructions through a single cycle datapath, though the architecture can be scaled into a pipelined version in future enhancements

The Control Unit plays a vital role in decoding instructions and generating precise control signals for multiplexers, register write enables, memory read/write, and ALU operation codes. ALU control logic is derived from instruction function fields and opcode combinations, enabling support for a variety of operations such as addition, subtraction, bitwise AND/OR/XOR, shift operations, and comparisons. The processor also supports branch instructions, where control logic evaluates branch conditions and appropriately updates the Program Counter to enable conditional or unconditional jumps. To manage hazards and ensure correct data access, the design ensures that no two stages interfere destructively in a single cycle. Although the current implementation does not feature forwarding or stalling mechanisms, it is built with architectural foresight that allows such mechanisms to be integrated later. Verification of the processor is conducted using SystemVerilog, where a comprehensive testbench simulates real-world execution and thoroughly checks the processor's behavior. The verification environment includes test generators, drivers, monitors, a scoreboard, and reference models. Constrained random testing is used to simulate thousands of instruction sequences, each varying in input values and execution paths. Assertions are embedded within the testbench to check for protocol adherence and to immediately catch illegal states or invalid outputs.A scoreboard mechanism compares the actual output from the DUT (Design Under Test) against expected results generated from a golden reference model, ensuring accuracy. Additionally, functional coverage points are defined to track which instruction types, registers, branches, and edge cases are exercised during simulation. This helps identify gaps in test coverage and refine test cases accordingly.

The processor is validated through a mix of directed and random test cases that confirm correct instruction execution, proper memory access, accurate data routing, and error detection. For instance, load and store instructions are verified by writing specific data to memory and reloading it into registers to check consistency. Branching logic is tested under various conditional inputs to verify the correctness of PC updates. Arithmetic operations are validated against expected outcomes across positive, negative, and overflow scenarios. The verification environment is modular, allowing unit testing of each core component (like the ALU or Register File) as well as system-level integration tests. Simulation results are analyzed using waveform viewers and log files to confirm the internal signal transitions, data path integrity, and timing behavior.

Finally, the verified RTL design is synthesized using FPGA tools to ensure that the design is not only functionally correct but also synthesizable and resource-efficient. Synthesis reports provide information on area utilization, maximum clock frequency, and power estimates, all of which guide future optimization. The entire processor design, including the testbench, is developed with scalability and clarity in mind, enabling further enhancements such as pipelining, exception handling, or interrupt support. The project demonstrates the complete lifecycle of processor development—from architecture definition and Verilog implementation to SystemVerilog-based functional verification—making it a strong example of practical digital design using modern hardware description and verification languages





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

Volume 14, Issue 4, April 2025

|DOI: 10.15680/IJIRSET.2025.1404345|



A custom RISC processor typically follows a streamlined architecture designed for simplicity, efficiency, and speed. Its core components include the Instruction Memory, where program instructions are stored, and the Program Counter (PC), which keeps track of the current instruction address. The processor operates in several stages: Instruction Fetch (IF) retrieves the instruction from memory; Instruction Decode (ID) interprets the instruction and accesses the required data from the Register File. The Execute (EX) stage performs operations using the ALU (Arithmetic Logic Unit), such as arithmetic or logic functions. If needed, the Memory (MEM) stage accesses Data Memory for load or store instructions. Finally, the Write Back (WB) stage stores the result back into the register file. A Control Unit coordinates all these operations by generating appropriate control signals. This modular and pipelined design allows RISC processors to execute instructions efficiently and is widely used in embedded systems and custom hardware solutions

III. EXPERIMENTAL RESULTS

29-0112602010-AD	9.10日前日	9.5		****	1.59	100		11.51	14 18	013	1 20	8	t a	t i d	- 04	1	12.1	9-10	45-1			-t+l 1	ad P		
2512251 3.4.7 1 mm		1.00				2.2	2	11		1.1										and the second				and 1	
and the second state of th	Berry Married																								
an Ang Child Alating with an adda it used	Pol									-	-												-		
and the second se	and the second se			4					-	1	-	1	-	-				L	1		-				
and the second state of th	Station of Lot o	1000	1 190	1	28	1.00	0000011		_ <u>0</u> 00	1 100.	1.1	8	0.00001	1.00	- 198	000000		10	6 I	0.0000	81.20		111		
And the second	and a state of the local division of the loc	1000000	00 100	000011	29	1.00	0000011		196	1		source.	2.1.00	1.100	-	190	100000			1.000000	8:1 - 00		AL		
	and an other Designation	10000			196		1 000080	61. D	E005052	100 1	11	100	111	1 200800	00		1.00	100	2.00	100			1.1		
Contract of the Contract of th	and a second sec																								
any were and a second second second	and the second s	and the second se	100			-		-	1000			-		and the last	-	-	-		-						
	Margin Land	199	1.80						100		100		147	1.15	-14	110	1.10	YA YA	-	11		100	Th.		
and the second	and a second sec	CONC.	1.116			14		-	-	Y 14	10 11	1	TEL	11.12	-13	1 1 1 1	11.12	10.10	41	1.84	10.10		55 Ce		
	100 C	Carlos a	1.1.14	Te		- 14	1	14	Te			4	1.00	4		144		1.4.4.4	1.0	1.4	1.1.1.1		100		
and the state of the	PRODUCT OF A			-			12								ar		-								
- Built Protocol model in the modernal res rank	(PAL)	CONT.	1 165	1 1	100	104	-	104	140	1 182	11.10		100	T Die		Tile -	1 15-	1 10	- 1	116	1104	3 3	10		
- No.23.7 circulation for make test top numb	THE	185	Tes	-	112	and loss	11	54 2	Total and	I IIe	THE O	i and	10	I In		line	1.18	Î În	-	100			of The		
And in Contrast of the local below in	MERC	1755	T Tas	1.1	14	T I I I			Lar	Too Take	10.1		16	1 14		The second	1 14	1 16	-	100		1 1	LL TO		
Bentlin, Triatenative work in the model have date	12740300000	10000	T T	TTT	100	T	1000000	CI.	BOOMER	100-001	To I	Tas	1 I	7100000	01		THE	Tot	116	Tak -		1 1	Tes Tes	-	
an Aug/21/1 Managenth working the multiment states	127-000000001	10000	1 100	-	1.000		0000011		and the second	1 100	1000	and to	0000001	100	16	0000000	-	10	1	6.000	1000		STREET, DOOR	-	
	127400000000	100000-0	0: 100	conversa.	1000	a 1 a .	000001		1 (main)	1 100	THE OWNER WHEN	10000000	2160.00	10100	-	100100				140.000	101 100	Y 17	e I		12
Automatical Antiquest and Antiquest and Antipution	194																	-							
	041			rinu					นาน			unn						ហោ				nunur			
	194	100																		1					
	Lowoncom	10000	00				_					_								-	-				
en;/top/Et/F/Instruction_code	32%00120133	1000	I Int		11.000	1.8	- I I	Ka T	il and	I 160	11 18		194	I IN		100mm	1.144	1 15	d	CH III	1 135		11-18		
		10.1	nn.	nn	נותר	n.n.	nni	n n n	uп	nnı	1nur	unin	սուտ	nn	n.n.	nn.	nnı	LILLI	m	nin.	nn.		unin	nui.	
	00																								
	125/100000011	1000	1 1 1 2	100	120.00	ten Tráci	1100000		12	1.180	. I. B	21.12	0000001	- 182		000000	Conceptual Name	1.0	6 T	1 20000	101 1 20	1.1	Internation	i mi j	
	12-00100000	1000000	os 100	00011	196	100	000021		108	1 120.		THE OWNER	2108	1.106		192	100000	¢		GROOM	101 100	1.1	ti an		
Aug CLT stanger free bin (al., meither (al., server)	Contraction of the local division of the loc			14	11		9	- 14	15		۹	-				- 14	_		36						
en Any Co.T. Categorith, module (internet, module (internet)	100000000000000000000000000000000000000	10000		1,11,1	- 20,		000000	44 I I	Excelore.	1001	1.1	100	1.1		X0.		Lat.	100	100	10.2		-		100.0	
a Auditributerin wateries wateries for	01			Y-																					
	111				nunu																				
	Mary								-									-							
and the second second	And a local division of the local division o	126	1 140		The state	-18	-		-18	1 140	-	1000	191.	1 04		199	a dat	-1 IB		C.B.	100		and the	and the second	
en halpelsen	1941			4						1 1															
	ALC: NOTE: N			-				11.1		1100	() - ()		10.00				1000	0.00		1000		1000	No. of Concession, Name	100	
Carer 1	18.06																								
	1.1	1	-	_				_	_	_	_		_		_	_	_	_	_	_	_		_	_	

Fig.1.DUT Results





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

Volume 14, Issue 4, April 2025

|DOI: 10.15680/IJIRSET.2025.1404345|

-4 10 D @ Tannis Course	pellasont se 🗨 Witara s	new on Stitutes	41 (m m	What share-		- introducto	Charlett	- +1	C Diet	21		D Ganta	Courage Report	. * 4	+-		13	κ.
< 0 0 10 1 C/Userd	laha/Downloads/Process	so/cos/itmike	port/pages/_	frametop.hts	-										- 12	th.		-
the book of the second se	Questa De Scope : Aug TLT Indunce Path Yog OCT Design East Name Yorking State Name Yorking Coverage Summu Coverage Summu Recurdie and State August State Name Yorking Coverage Summu Recurdie and State August State Name Yorking Coverage Tops & States States Stat	 sign (x = 1 100,40 100,40	stance: Sta	• Preach 100.40 100.40 100.40 100.40 tails: • Weight 0	 FLC Con 100 100<td>100.00% Lato Lato Lato Lato Lato Lato Lato Lato</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td>	100.00% Lato Lato Lato Lato Lato Lato Lato Lato												-
	FEC Conditions			0	1 100.00%	100.00%												
New York		Q Seatth		28 L		6 🖬 📜	- C		0	0	-	0 0		~	0 .	100 80	33-40	225

Fig.2.Functional Result

IV. CONCLUSION

The successful design and verification of a custom RISC processor architecture demonstrate the powerful synergy between efficient hardware description using Verilog and robust functional verification through SystemVerilog. This project highlights the complete lifecycle of processor development—from instruction set design, datapath creation, and control unit integration, to comprehensive testing and validation of the processor's functionality. The RISC architecture implemented provides a simplified yet powerful core capable of executing arithmetic, logical, branching, and memory operations, making it ideal for embedded and educational applications. The use of Verilog allowed for a clean and modular RTL design, ensuring the processor is easily extendable for future enhancements such as pipelining, hazard detection, and interrupt handling. On the verification front, SystemVerilog enabled the creation of an intelligent testbench architecture with self-checking capabilities, constrained-random testing, and functional coverage analysis. These verification strategies significantly increased confidence in the correctness and robustness of the processor design, minimizing the risk of undetected logic errors. Furthermore, this project reinforces the importance of verification as a critical phase in hardware development, showcasing how simulation-based methods and assertions can help catch subtle bugs and edge cases early in the design process.

REFERENCES

- [1] Andrew Waterman, Krste Asanovi, and Five Inc. "The RISC-V Instruction Set Manual Volume I: User Level ISA Document Version 2." CS Division, EECS Department, University of California, Berkeley 2017.
- [2] David A. Patterson and John L. Hennessy "Computer Organization and Design RISC-V Edition: The Hardware Software Interface." Morgan Kaufmann Publishers Inc., 2017, San Francisco, CA, USA.
- [3] Ludovico Poli, Sangeet Saha, Xiaojun Zhai and Klaus D. Mcdonald- Maier, "Design and Implementation of a RISC V Processor on FPGA" 17th International Conference on Mobility, Sensing and Networking (MSN)
- [4] Yassin M. Y. Hasan and Lina J. Karam, "Morphological Text Extraction from Images", IEEE Transactions On Image Processing, vol. 9, No. 11, 2000
- [5] Don Kurian Dennis, Ayushi Priyam, Sukhpreet Singh Virk, Sajal Agrawal, Tanuj Sharma, Arijit Mondal and Kailash Chandra Ray, "Single Cycle RISC-V Micro Architecture Processor and its FPGA Prototype", Seventh International Symposium on Embedded Computing and System Design (ISED), Durgapur, India, 2017, pp. 1-5, doi: 10.1109/ISED.2017.8303926.
- [6] Wendi Zhang, Yonghui Zhang and Kun Zhao, "Design and Verification of Three-stage Pipeline CPU Based on RISC-V Architecture" 5th Asian Conference on Artificial Intelligence Technology (ACAIT) 2021.
- [7]] P. Singh, A. Rai, A. Rajput, P. C. Joshi and A. Prakash, "Design and Analysis of High Speed RISC Processor Using Pipelining Technique," 2022 4th International Conference on Advances in Computing, Communication Control and Networking (ICAC3N), Greater Noida, India, 2022, pp. 1642-1645, doi: 10.1109/ICAC3N56670.2022.10074423.





www.ijirset.com |A Monthly, Peer Reviewed & Refereed Journal| e-ISSN: 2319-8753| p-ISSN: 2347-6710|

Volume 14, Issue 4, April 2025

|DOI: 10.15680/IJIRSET.2025.1404345|

- [8] J. Jeemon, "Pipelined 8-bit RISC processor design using Verilog HDL on FPGA," 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology(RTEICT),Bangalore,India,2016,pp.2023-2027,doi: 10.1109/RTEICT.2016.7808194
- [9] S. Prabhakaran, M. N and V. Vedanarayanan, "Design and Analysis of a Multi Clocked Pipelined Processor Based on RISC-V," 2022 International Conference on Communication, ComputingandInternetofThings(IC3IoT), Chennai, India, 2022, pp. 1-5, doi: 10.1109/IC3IOT53935.2022.9767960
- [10] A. Tiwari, P. Guha, G. Trivedi, N. Gupta, N. Jayaraj and J. Pidanic, "IndiRA: Design and Implementation of a Pipelined RISC-V Processor," 2023 33rd International Conference Radioelektronika (RADIOELEKTRONIKA), Pardubice, Czech Republic, 2023, pp. 1-6, doi: 10.1109/RADIOELEKTRONIKA57919.2023.10109058
- [11] I. Thanga Dharsni, K. S. Pande and M. K. Panda, "Optimized Hazard Free Pipelined Architecture Block for RV32I RISC-V Processor," 2022 3rd International Conference on Smart Electronics and Communication (ICOSEC), Trichy, India, 2022, pp. 739-746, doi: 10.1109/ICOSEC54921.2022.9952122.









INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com